

DIGITAL

LOGIC

(6)

Digital Logic

PUSHUP

PAGE NO. 1

DATE : 27/09/10

DIGITAL ELECTRONICS

1) Minimization And Logical Expression

A) Boolean Algebra

B) K-Map

2) Logic Gate

Half Adder

Half Subtractor

Full Adder

Full Subtractor

PA

LAC

3) Combinational Gate

MUX

DeMUX

Decoder

Encoder

Comparator

Code Converter

4) Sequential circuit

Flip-Flop

Register

Counter

5) Number System, Codes, Data Representation.

6) ADC / DAC

7) Logic Family

8) Semiconductor Memories.

References:-

Digital Logic Design — M. Manno

Logic Design → Roth

Digital Integrated Electronic — Tausk & Schilling

Minimization And Logic Expression.

- Boolean Algebra is used when number of variables are less & op may be 0 & 1.
- K-map is used 5 variable and output 0, 1, X
- Tabulation method is used when no. of variables are more

* Boolean Algebra! →

Switch
 $\rightarrow$ ON $\rightarrow$ 1
 $\rightarrow$ OFF $\rightarrow$ 0

1 NOT ! →

$$A \rightarrow \bar{A} \text{ or } A'$$

$$\bar{\bar{A}} \rightarrow A$$

2 AND ! →

$$0 \cdot 0 = 0$$

$$\bar{A} \cdot A = 0$$

$$0 \cdot 1 = 0$$

$$\bar{A} \cdot 0 = 0$$

$$1 \cdot 0 = 0$$

$$A \cdot 1 = A$$

$$1 \cdot 1 = 1$$

$$A \cdot \bar{A} = 0$$

3 OR ! →

$$A + A = A$$

$$A + 0 = A$$

$$A + 1 = 1$$

$$A + \bar{A} = 1$$

A	B	A + B
0	0	0
0	1	1
1	0	1
1	1	1

Q $AB + A\bar{B}$

Sol: $= A(B + \bar{B})$

$$= A$$

Q. $AB + A\bar{B}C + A\bar{B}\bar{C}$ Then minimum no. of NAND gate is

a) 0 b) 1 c) 2 d) 3 Ans

Sol: $AB + A\bar{B}C + A\bar{B}\bar{C}$

$$= AB + A\bar{B}(C + \bar{C})$$

$$= AB + A\bar{B}$$

$$= A(B + \bar{B})$$

$$= A$$

$\therefore$ Minimum no. of gate = 0

$\therefore$ (a) Ans

$\Rightarrow$ Advantages of Minimization $\rightarrow$

- i) Number of logic gates decreases.
- ii) Speed of operation will increase
- iii) Power dissipation will be reduced
- iv) Complexity of circuit is less.
- v) Fan in may be reduced.

Q. $A\bar{B} + AB\bar{C} + A\bar{B}\bar{C}D$

Sol: $A\bar{B} + AB\bar{C} + A\bar{B}\bar{C}D$

$$= A\bar{B}(1 + \bar{C}D) + AB\bar{C}$$

$$= A\bar{B} + AB\bar{C}$$

$$= A(\bar{B} + B\bar{C})$$

$$= A(\bar{B} + \bar{C})$$

$$[\because \bar{B} + B\bar{C} = \bar{B} + \bar{C}]$$

$\rightarrow (\bar{A} + B)(\bar{A} + C) = A + B\bar{C} \rightarrow \text{Transposition}$

$$= A + A\bar{C} + AB + B\bar{C}$$

$$= A[1 + \bar{C} + B] + B\bar{C}$$

$$= A + B\bar{C}$$

Q. $(\bar{X} + Y)(\bar{X} + Z) = ?$ $\bar{X} + YZ$ Ans

$$Q: (A+B+C)(A+\bar{B}+C)(A+B+\bar{C})$$

$$Sol: (A+B+C)(A+\bar{B}+C)(A+B+\bar{C})$$

$$= (A+B+C\bar{C})(A+\bar{B}+C)$$

$$= (A+B)(A+\bar{B}+C)$$

$$= A + B(\bar{B}+C)$$

$$= A + BC \quad \text{Ans.}$$

$$Q: (A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$$

$$Sol: = (A+B\bar{B})(\bar{A}+B\bar{B})$$

$$= A \cdot \bar{A} = 0 \quad \text{Ans.}$$

$$\rightarrow \begin{array}{ccc} A + BC & = & (A+B)(A+C) \\ \downarrow \quad \downarrow \quad \downarrow & & \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ \textcircled{1} + \textcircled{2} \textcircled{3} & & \textcircled{1} + \textcircled{2} \quad \textcircled{1} + \textcircled{3} \end{array}$$

$$\rightarrow A + \bar{A}B = (A + \bar{A})(A + B) = A + B$$

$$\rightarrow A + \bar{A}\bar{B} = (A + \bar{A})(A + \bar{B}) = A + \bar{B}$$

$$\rightarrow \bar{A} + AB = (\bar{A} + A)(\bar{A} + B) = \bar{A} + B$$

$$\rightarrow \bar{A} + \bar{A}\bar{B} = \bar{A} + \bar{B}$$

$$Q: AB + \bar{A}\bar{B} + A\bar{B}$$

$$Sol: AB + \bar{A}\bar{B} + A\bar{B}$$

$$= A(B + \bar{B}) + \bar{A}\bar{B}$$

$$= A + \bar{A}\bar{B}$$

$$= A + \bar{B} \quad \text{Ans.}$$

$$Q: AB + \bar{A}B + A\bar{B}$$

$$Sol: = A(B + \bar{B}) + \bar{A}B$$

$$= A + \bar{A}B = A + B \quad \text{Ans.}$$

Q. $AB\bar{C} + ABC + \bar{A}BC$

Sol: $AB\bar{C} + ABC + \bar{A}BC$

$$= AB(C + \bar{C}) + \bar{A}BC$$

$$= AB + \bar{A}BC$$

$$= B(A + \bar{A}C)$$

$$= B(A + C)$$

$$= AB + BC \quad \text{Ans}$$

2nd Method:

$$AB\bar{C} + ABC + \bar{A}BC$$

$$AB(C + \bar{C}) + B\bar{C}(A + \bar{A})$$

$$AB + BC \quad \text{Ans}$$

* Consensus or Redundancy Theorem: $\rightarrow$

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

Proof:

$$AB + \bar{A}C + BC$$

$$= AB + \bar{A}C + BC(A + \bar{A})$$

$$= AB + \bar{A}C + ABC + \bar{A}BC$$

$$= AB(1 + C) + \bar{A}C(1 + B)$$

$$= AB + \bar{A}C \quad \text{Proved}$$

$\rightarrow$ Three variables

$\rightarrow$ Each variables used two times.

$\rightarrow$ One variable is complemented / uncomplemented.

$\rightarrow$ It is also called Sum of product

Q. $AB + B\bar{C} + AC$

Sol: $AB + B\bar{C} + AC = B\bar{C} + AC \quad \text{Ans}$

Q. $A\bar{B} + B\bar{C} + AC$

Sol: $A\bar{B} + B\bar{C} + AC = A\bar{B} + B\bar{C} \quad \text{Ans}$

★ Product of Sum (POS) :→
 $(A+B)(\bar{A}+C)(B+C)$
 $= (\bar{A}+C)(A+B)$

Q. $(A+B)(\bar{B}+C)(A+C)$
 $= (\bar{B}+C)(A+B)$

Q. $\bar{A}\bar{B} + A\bar{C} + \bar{B}\bar{C}$

Sol: $\bar{A}\bar{B} + A\bar{C}$

Q. $\bar{A}\bar{B} + \bar{B}C + \bar{A}\bar{C}$
 $\bar{B}C + \bar{A}\bar{C}$

Q. $(\bar{A}+B)(\bar{B}+C)(\bar{A}+C)$
 $(\bar{A}+C)(\bar{B}+C)$ Ans.

★ DeMorgan's Theorem :→

$$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$$

$$\overline{A+B+C} = \bar{A}\bar{B}\bar{C}$$

→ Boolean Algebra :→

- 1) Minimization.
- 2) SOP
 - Minimal
 - Canonical
- 3) POS
 - Minimal
 - Canonical
- 4) Dual
- 5) Complement expression.

- 6) Truth table
- 7) Venn diagram
- 8) Switching circuit
- 9) Statement

1) Minimisation: $\rightarrow$

Q. $XY + \bar{X}Y + WZ$
 $A + \bar{A}B$

Sol: $= XY + WZ$ Ans.

Q. Let $f(A, B) = \bar{A} + B$. then the value of $f(f(x+y, \bar{y}), z)$ is

a) $xy + z$ b) $\bar{x}\bar{y} + z$ c) $\bar{x}y + z$ d) x

Sol: $f(x+y, \bar{y}) = \overline{x+y} + \bar{y}$ [$\because f(A, B) = \bar{A} + B$]
 $= \bar{x} \cdot \bar{y} + \bar{y}$
 $= \bar{x} + \bar{y}$

$f(\bar{x} + \bar{y}, z) = \overline{\bar{x} + \bar{y}} + z$ [$\because f(A, B) = \bar{A} + B$]
 $= x\bar{y} + z = f(f(x+y, \bar{y}), z)$

Q. Let $x * y = \bar{x} + y$ & $z = x * y$ then the value of $z * x$ is

a) x b) 1 c) 0 d) $\bar{x}$

Sol: $x * y = \bar{x} + y$ } given
 $z = x * y$

$\therefore z = x * y = \bar{x} + y$

~~$z * x = \bar{z} + x$~~

$z * x = \bar{z} + x$

$= \overline{\bar{x} + y} + x$

$= x\bar{y} + x$

$= x(1 + \bar{y})$

$= x$ Ans.

2) Sum of Product (SOP):—

$ABC + \bar{A}BC + (ABC) \rightarrow$ product term.

In SOP form each product term is known as min term or implement. It is used when O/P of logical expr is 1.

Ex 5 $\rightarrow$ 101

$A\bar{B}C$

9 $\rightarrow$ 1001

$A\bar{B}\bar{C}D$

Q. For the given truth table minimise SOP expression.

	A	B	Y	Min term
0	0	0	1	$\bar{A}\bar{B}$
1	0	1	0	$\bar{A}B$
2	1	0	1	$A\bar{B}$
3	1	1	0	

$$Y = \bar{A}\bar{B} + A\bar{B}$$

$$= \bar{B}(A + \bar{A})$$

$$= \bar{B} \text{ Ans.}$$

$$Y(A, B) = \sum m(0, 2)$$

Q. Simplified the expression for $Y(A, B) = \sum m(0, 2, 3)$

Sol: $Y(A, B) = \sum m(0, 2, 3)$

$$= \bar{A}\bar{B} + A\bar{B} + AB$$

$$= A(B + \bar{B}) + \bar{A}\bar{B}$$

$$= A + \bar{A}\bar{B}$$

$$= A + \bar{B} \text{ Ans.}$$

→ SOP → Minimal $A + B$

→ Canonical

$$A \cdot 1 + \bar{A}\bar{B}$$

$$A(B + \bar{B}) + \bar{A}\bar{B}$$

$$AB + A\bar{B} + \bar{A}\bar{B}$$

In Canonical SOP or Standard SOP form each min term contain all variable.

IES-2010

Q. In Canonical SOP form the number of min term in logical expression, $A + \bar{B}C$ is

a) 4 b) 5 c) 6 d) 7

Sol: $A + \bar{B}C = A(B + \bar{B})(C + \bar{C}) + \bar{B}\bar{C}(A + \bar{A})$

$$= A[BC + B\bar{C} + \bar{B}C + \bar{B}\bar{C}] + A\bar{B}C + \bar{A}\bar{B}C$$

$$= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

$$= 5 \text{ min term}$$

★ Product of Sum (POS) !→

$$(A+B+\bar{C})(\bar{A}+B+\bar{C})(A+B+C)$$

↳ Max term.

POS form are used when O/P is logic 0

Ex → 5 → 101

$$\bar{A}B\bar{C}$$

Q. For the given truth table minimise POS expression:-

A	B	Y	Max term
0	0	1	
0	1	0	$(A+\bar{B})$
1	0	1	
1	1	0	$(\bar{A}+B)$

$$Y(A, B) = (A+\bar{B})(\bar{A}+B) = A\bar{A} + A\bar{B} + \bar{A}B + B\bar{B}$$

$$= \bar{B}$$

$$Y(A, B) = \pi M(1, 3) = \bar{B}$$

$$Y(A, B) = \sum m(0, 2) = \bar{B}$$

$$\sum m(0, 2) = \pi M(1, 3)$$

Note :-

→ With n variable max^m possible min term are max term 2^n

$$AB \rightarrow 16$$

AB	$A\bar{B}$	A	1
$A+B$	$\bar{A}B$	$\bar{A}$	0
$\bar{A}\bar{B}$	$A+B$	B	$\bar{A}B + A\bar{B}$
$\bar{A}+B$	$\bar{A}+B$	$\bar{B}$	$AB + \bar{A}\bar{B}$

→ With n variables max^m possible logical expression are 2^{2^n}

for n = 2 $2^{2^2} = 6$

= 3 $2^{2^3} = 256$

= 4 $2^{2^4} = 2^{16} = 2^2 \times 2^{10} = 64K$

= 65536

★ Dual :-→

+ve logic

logic 0 → 0V

logic 1 → +5V

Ex :-

→ logic 0 → -5V

logic 1 → 0V

→ ECL :-

Logic 0 → -1.7V

Logic 1 → -0.8V

-ve logic

logic 0 = +5V

logic 1 = 0V

→ +ve logic.

→ +ve logic.

→ +ve Logic AND

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

-ve Logic OR

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

+ve Logic OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

+ve Logic AND = -ve Logic OR

-ve Logic AND = +ve Logic OR

→ Dual expression is used +ve logic to -ve logic and -ve logic to +ve logic.

→ STEPS :-→

1) AND ↔ OR

• ↔ +

2) 1 ↔ 0

3) Keep Variable as it is

→ For any logical expression if two times dual is used result is same expression.

Q. Write dual expression of the following expression.

$$ABC + \bar{A}BC + A\bar{B}C$$

Sol: $ABC + \bar{A}BC + A\bar{B}C$

$$(A+B+\bar{C}) \cdot (\bar{A}+B+C) \cdot (A+\bar{B}+C)$$

the

$$ABC + \bar{A}BC + A\bar{B}C$$

☆ Self Dual $\rightarrow$

$$AB + BC + AC$$

$$= (A+B)(B+C)(A+C)$$

$$= (B+AC)(A+C)$$

$$= AB + BC + AC$$

$\rightarrow$ In Self dual expression if one time dual is used resulting in same expression.

$\rightarrow$ In n -variables, max^m possible dual expression is,

$$\boxed{\text{Max}^m \text{ possible dual Expression} = 2^{2^n - 1}}$$

for $n = 1 \quad 2$

$= 2 \quad 4$

$= 3 \quad 16$

☆ Complement $\rightarrow$

$\rightarrow$ Steps:-

1) $AND \leftrightarrow OR$

2) $1 \leftrightarrow 0$

3) Complement each variables.



Q $Y = ABC + \bar{A}BC + A\bar{B}C$

$$\bar{Y} = (\bar{A}+\bar{B}+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+B+\bar{C})$$

the


★

Venn Diagram



Q.

For the given Venn diagram, minimise SOP expression for shaded areas.




Sol:

$$\begin{aligned}
 & \bar{A}\bar{B} + A\bar{B} + AB \\
 &= A(\bar{B} + B) + \bar{A}\bar{B} \\
 &= A + \bar{A}\bar{B} \\
 &= A + \bar{B} \quad \text{Ans}
 \end{aligned}$$

Q.


For the given Venn diagram, minimise the expression for shaded areas.



Sol:


$$\begin{aligned}
 & A\bar{B} + AB + \bar{A}B \\
 & A(\bar{B} + B) + \bar{A}B = A + \bar{A}B = A + B
 \end{aligned}$$

Q.



$$\begin{aligned}
 & ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC \\
 & AB[C + \bar{C}] + A\bar{C}[B + \bar{B}] + BC[A + \bar{A}] \\
 & AB + A\bar{C} + BC
 \end{aligned}$$

★ Switching circuit :->




Series.


Parallel.

A	y
0	0
1	1

A	y
0	1
1	0




A	y
0	1
1	0



A	B	y
0	0	0
0	1	1
1	0	1
1	1	1

0 → Max term $\bar{A} + \bar{B} = \bar{AB}$



Statements: $\rightarrow$

Q. In logic circuit have three I/P, A, B, C and O/P is Y.
Y is 1 for the following combinations.

- i) B and C are true $\rightarrow Bc$
- ii) A and C are false $\rightarrow \bar{A}\bar{C}$
- iii) A, B and C are true $\rightarrow ABC$
- iv) A, B and C are false $\rightarrow \bar{A}\bar{B}\bar{C}$

Then minimise the expression for Y.

Solⁿ $Y = Bc + \bar{A}\bar{C} + ABC + \bar{A}\bar{B}\bar{C}$


$$= Bc(1+A) + \bar{A}\bar{C}(1+B)$$

$$= Bc + \bar{A}\bar{C}$$

Q. A logic circuits have three I/P, A, B, C & O/P is F.
F is 1 When majority no. of I/P are at logic 1.

- i) Minimise the expression for F
- ii) Implement logic circuit.

Solⁿ



A	B	C	F	Min term
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	$\bar{A}BC$
1	0	0	0	
1	0	1	1	$A\bar{B}C$
1	1	0	1	$AB\bar{C}$
1	1	1	1	ABC

$$F = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= AB + BC + AC$$

★ Logic Gates :->


Basic building blocks.

NOT
OR
AND } -> Basic gate.

NAND
NOR } -> universal gate.

EXOR
EXNOR } -> Arithmetic Ckt
comparator
Parity generator / Checkers
Code converter.

1. NOT $\rightarrow$




A y

0 1

1 0

Q. The circuit shown in figure.



a) Buffer


(When we apply 1 then 1 is obtained)

b) Astable Multivibrator




c) Bistable Multivibrator

d) Square wave generator

Sol:



Basic Memory
Bistable multivibrator



a) Astable Multivibrator

b) Square wave generator

c) Clock generator

d) Ring oscillator

$$T = 6tpd$$

$$= 2 \times 3tpd = 2Ntpd$$

$$N = \text{No. of inverter}$$


$\rightarrow$ Ring oscillator, $T = 2Ntpd$

Where N = No. of inverter feedback

Q. The circuit shown in figure, propagation delay of each NOT gate is 100 ps then frequency of square wave is

- a) 10 kHz b) 1 MHz c) 50 kHz d) 5 GHz.

Sol:



Sol:


$$T = 2Nt_{pd}$$

$$= 2 \times 5 \times 100 \times 10^{-12} = 10^{-9}$$

$$f = \frac{1}{T} = 10^9 = 1 \text{ MHz}$$

Q. The circuit shown in figure, propagation delay of each NOT gate is 2 ns, then time period of generated square wave

- a) 6 b) 12 c) 14 d) 16



Sol:

$$T = 2Nt_{pd}$$

$$= 2 \times 4 \times 2 = 16$$

2. AND gate: →



→ Truth Table :-

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

→ Commutative Law:-

$$A \cdot B = B \cdot A$$


→ Associative Law:-

$$A \cdot B \cdot C = (A \cdot B) \cdot C = A \cdot (B \cdot C)$$

Note:-


- * AND gate follows commutative as well as associative law.
- * AND gate is series switches.

→ Enable / Disable :-



0 → control

O/P not change
∴ Disable



1 → control

I/O changes.
∴ Enable

→ In TTL logic family open or floating I/P will act as logic 1 whereas in ECL, I/P will act as logic 0.




Open or floating I/P.


→ In multi I/P AND gate unused I/P can be connected
A) Logic 1 or Pull up:-



B) Connected to one of one I/P :-




C) If it is TTL logic family then unused I/P can be open or float



D) Best way of connecting unused I/P of AND gate is connected to logic 1.


3 OR Gate :-



→ Truth table :-

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

→ OR gate is parallel switch.




→ Commutative Law :-

$$A + B = B + A$$



→ Associative Law :-

$$A + B + C = (A + B) + C$$

→ It follows both Commutative as well as associative law.



→ Enable / Disable :-




→ In multi I/P OR gate, unused I/P can be connected

A) Logic 0 or Pull Down :-



B) One of used I/P




C) If it is ECL, then unused I/P can be open/float




Crack-2004

Q. The circuit shown in figure is TTL AND-OR inverter then for the given I/P, O/P is

a) 0 b) 1 c) AB d) $\overline{AB}$



4. NAND Gate :->





A B Y

0 0 1


0 1 1

1 0 1

1 1 0




NAND gate follows associative law but not follow commutative law



unused I/P of a NAND gate can be connected similar to unused I/P of a AND gate.

5 NOR Gate :->



Bubbled AND


A B Y

0 0 1

0 1 0

1 0 0

1 1 0



It follows commutative law but not associative law

→ Commutative Law :-


$$A + B = B + A$$

→ Associative law: →

$$\overline{A+B+C} \neq \overline{A+B} + C$$

→ Unused I/P of NOR gate can be connected similar to OR gate


6 EXOR or XOR gate (Exclusive OR gate) : →



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


In XOR gate O/P is 0 when $A=B \Rightarrow Y=0$

When O/P is 1 when $A \neq B \Rightarrow Y=1$



0 Buffer

Enable



1. Inverter

It is also called Controlled inverter.

$$A \oplus A = 0$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

Q. If $A \oplus B = C$ then $A \oplus C = ?$

Solⁿ

$$A \oplus C = B$$

$$B \oplus C = A$$

$$\boxed{A \oplus B \oplus C = 0}$$

$$\rightarrow A \oplus A = 0$$

$$A \oplus A \oplus A = A$$


$$A \oplus A \oplus A \oplus A = 0$$

$$\rightarrow B \oplus B \oplus B \oplus \dots \dots \dots n \text{ terms.}$$

$$= B \quad \text{When } n \text{ is odd}$$


$$= 0 \quad \text{When } n \text{ is even.}$$

Q. The ckt shown in figure contains cascading of XOR gate for given I/P, O/P Y is a) 1 b) 0 c) X d) $\bar{X}$




D

Q



$\rightarrow$ XOR gate follows both commutative or associative law.

→ 3 I/P XOR Gate! →



A	B	Y
0	0	0
0	1	1 ✓
1	0	1 ✓
1	1	0

→ In x-OR gate O/P is 1 when no. of 1's at I/P = odd number


A	B	C	Y = A ⊕ B ⊕ C
0	0	0	0
0	0	1	1 ✓
0	1	0	1 ✓
0	1	1	0
1	0	0	1 ✓
1	0	1	0
1	1	0	0
1	1	1	1 ✓

$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$001 \quad 010 \quad 100 \quad 111 \rightarrow \text{odd no. of 1's.}$$

$$= \sum m(1, 2, 4, 7)$$

7 ExNOR or XNOR [Exclusive NOR Gate]: →




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$\text{SOP} \rightarrow \bar{A}\bar{B} + AB$$


$$\text{POS} \rightarrow (A+B)(\bar{A}+\bar{B})$$

O/P is 1 when $A=B \Rightarrow 1$. Coincidence logic ckt
Equivalence detector

O/P is 0 when $A \neq B$



Inverter



Buffer

$$\begin{aligned} A \oplus A &= 1 \\ A \oplus \bar{A} &= 0 \\ A \oplus 0 &= \bar{A} \\ A \oplus 1 &= A \end{aligned}$$

★ Comparison Between XOR & XNOR:-

$$A \oplus A = 0$$

$$A \odot A = 1$$

$$A \oplus A \oplus A = A$$

$$A \odot A \odot A = A$$

$$A \oplus A \oplus A \oplus A = 0$$

$$A \odot A \odot A \odot A = 1$$

$$\rightarrow A \oplus B = \bar{A}\bar{B}$$

$$A \oplus B \oplus C = A \odot B \odot C$$

$$A \oplus B \oplus C \oplus D = \bar{A}\bar{B}\bar{C}\bar{D}$$

XOR & XNOR are not complement to each other, when number of I/P are odd.

$$(A \odot B) \odot C = (\bar{A}\bar{B} + AB) \odot C$$

$$(\bar{A}\bar{B} + AB)\bar{C} + (\bar{A}\bar{B} + AB)C$$

$$(\bar{A}\bar{B} + AB)\bar{C} + \bar{A}BC + ABC$$

Q For the given truth table the logical expression is

$$A \quad B \quad C \quad Y = A \oplus B \oplus C = A \odot B \odot C$$

0 0 0 1

0 0 1 0

0 1 0 0

0 1 1 1

1 0 0 0

1 0 1 1

1 1 0 1

1 1 1 0

a) $A \oplus B \oplus C$

b) $A \odot B \odot C$

✓ c) $A \odot B \odot C$

d) $AB + BC + AC$

Imp → XNOR gate is even no of 1's detector when no. of I/P are even

→ XNOR gate is odd no of 1's detector when no. of I/P are odd

→ $\bar{A} \oplus B = A \odot B$

$\downarrow$
 $X \oplus Y$

$\bar{X}Y + X\bar{Y}$

$AB + \bar{A}\bar{B}$


→ $A \odot \bar{B} = A \odot B$

$\bar{A} \odot B = A \oplus B$

$A \odot \bar{B} = A \oplus B$

→ $A \oplus B \oplus AB = A + B$


Q For the given circuit O/P y is





- a) 0 b) 1 c) $A \oplus B$ d) $A \odot B$

Ans.

Q




★ NAND



i) NAND Gate As Universal Gate: $\rightarrow$


ii) NOT: -



No. of Gate.


1

ii) AND: -




2.

iii) OR: $\rightarrow$




3.

iv) EXOR: -



4.

v) EXNOR: -




5

2. NOR Gate As Universal Gate! →


i) NOT! -

No. of gate.




1

ii) AND.




3.

iii) OR! -



2

iv) EXOR! →



5


v) EXNOR! →

vi) NAND! →



→ Logic Gate	No. of NAND	No. of NOR
NOT	1	1
AND	2	3
OR	3	2
EXOR	4	5
EXNOR	5	4

Q. To implement $\bar{x}yz$ minimum no. of two i/p NAND gate
 a) 3 b) 4 c) 5 d) 7

Sol:




Q. To implement $xy + wz$ minimum no. of two i/p NAND gate
 a)



Two level AND-OR = Two level NAND-NAND.

Q. To implement $(A+B)(C+D)$ minimum number of NOR gate required

Sol: (3)



3

OR-AND $\Leftrightarrow$ NOR-NORPOS $\rightarrow$ only NOR gates.

12B:

32 (a)

31 (b)

30 (c)

$$AB + AC \quad [(\bar{A}B)(\bar{A}C)]$$

$$\downarrow \quad \downarrow$$

$$= AB$$


29 D

28 b

27 d

x	y	f
0	0	1
0	1	1
1	0	0
1	1	1

$$\leftarrow \bar{x} + y$$



24 (a)

23 Inverse function $\rightarrow$ complement

$$c \rightarrow a + bc \Rightarrow \bar{a}(\bar{b} + \bar{c})$$

$$\bar{c} = 1$$

$$a = 2$$

$$D = 4$$

$$b \rightarrow (ab + \bar{a}\bar{b}) + c$$

$$(a \oplus b) \cdot c$$

3

21 (d) $AD + ABCD + ACD + \bar{A}B + \bar{A}\bar{B}$
 $AD(1 + C + BC) + \bar{A}(B + \bar{B})$
 $\bar{A} + AD = \bar{A} + D$

20 (A)


A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$\bar{A}BC + AB\bar{C}$$


$$B[\bar{A}C + A\bar{C}]$$

$$B[A + C][\bar{A} + \bar{C}]$$

19 $A + BC$
 $A \cdot A + BC$



18 a



→ AND $\longleftrightarrow$ OR
 NAND $\longleftrightarrow$ NOR
 EXOR $\longleftrightarrow$ EXNOR
 NOT $\longleftrightarrow$ NOT

16

15

$$x \oplus y \rightarrow \textcircled{7}$$

14

(C)

13

(A)

12

$$(\bar{A} + B)(\bar{A} + \bar{C})(\bar{B} + \bar{C})$$

$$= (\bar{C} + A\bar{B})(\bar{A} + B)$$

$$= \bar{A}\bar{C} + B\bar{C}$$

$$= \bar{C}(\bar{A} + B)$$

11

CD

10

9

D

8

A, C

7

(b)

6

(a)

Digital Circuit

Combinational Circuit

→ Present OP depends on only present IP.

→ NO feedback

→ NO Memory

Ex H.A.

FA

Mux

DeMux

Sequential Circuit

Present OP → Present IP.
Previous Present OP.

Feedback

Memory.

Ex - Flip-flop

Register

Counters.

★ Combinational Circuit: →

⇒ Procedure To Design Combinational Circuit: →

1) Identify inputs and outputs.

2) Construct truth table.


3) Write logical expression in SOP or POS.

4) Minimize logical expression.

5) Implement Logic circuit.

⇒ Arithmetic Circuit

1 Half Adder: →



Truth table:-


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

→ Logical Expression:-

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Carry} = AB$$


→ Implement:-




- 1) Logical Expression of SUM
- 2) Logical expression of Carry
- 3) Minimum no. of NAND. (5)
- 4) Minimum no. of NOR (5)
- 5) No. of MUX
- 6) No. of Decoders.

Q. Implement HA into NAND gate?


Sol: Half Adder Using NAND :-



Half Adder using NOR:-→



2. Half Subtractor :->



-> Truth table



A	B	Diff(A-B)	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

-> Logical Expression:-

$$\text{Difference} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Borrow} = \bar{A}B$$

-> Implement:-




Control = 0 → Half Adder


Control = 1 → Half Subtractor

- No. of NAND gate. (5)
- No. of NOR gate. (5)
- No. of MUX
- No. of Decoder.

→ Implementation of Half Subtractor Using NAND gate: →




→ Implementation of Half Subtractor using NOR gate: —



NOR - 5

3) Full Adder : —



→ Truth table .

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

→ Logical Expression :→

$$\text{SUM} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= A \oplus B \oplus C$$


$$= \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \overbrace{ABC + A\bar{B}C + AB\bar{C}} + \underbrace{ABC}_{\text{}} = AB + BC + AC$$

$$= \sum m(3, 5, 6)$$

$$= \sum m(3, 5, 6)$$



→ Implement :-



In full Adder each logic gate have propagation delay of 1pd
to provide sum or carry O/P it require 2tpd.


$$\text{Carry} = \bar{A}B C + A\bar{B} C + A B \bar{C} + A B C$$

$$= AB + C(\bar{A}B + A\bar{B})$$



- 1) Logical exp Sum
- 2) Logical exp Carry
- 3) No. of HA & OR.
- 4) Minimum no. of NAND. (9)
- 5) Minimum no. of NOR. (7)
- 6) No. of MUX
- 7) No. of DEMUX.


Implementation of Full Adder using NAND gates.



$$(AB)(A+B+C)$$

$$AB + (A+B)C$$

Implementation of Full Adder using NOR gates.



⇒ Parallel Adder :-

→ In Serial Adder only one Full Adder is used to add group of bit. It is slowest adder.

1 1 0 1

1 0 1 1

1 1 0 0 0

→ 4 bit → 3FA × 1H.A


4F.A

7H.A

Parallel Adder is used to add group of bits:

To add two n -bit numbers it requires $(n-1)$ Full Adder and one Half Adder or n Full Adder or $(2n-1)$ H.A. $2(n-1)$ OR gates.

→ 4 bit Parallel Adder → [Ripple Carry Adder]



C_4 → Carry.

S_3, S_2, S_1, S_0 → Sum.

→ In parallel Adder propagation delay travel from I/P to o/p. Carry hence it is also known as Ripple Carry Adder.

→ In parallel Adder each full adder provide two logic gate delay.

→ In n -bit Parallel Adder to provide final result it required $2n$ tpd.

W.B
25/11

1 add → 100 n.s.


18 → $\frac{1}{100 \times 10^9} = 10^7$ add.

→ Disadvantages →

→ Carry propagation delay will present as no. of bit is increases speed of operation is reduced to avoid this

Look ahead carry adder is used -

→ Look Ahead Carry Adder: →



where $P_i = \text{Propagation}$.

$G_i = \text{Generation term}$.

$$P_i = A_i \oplus B_i$$

$$A_3 \quad A_2 \quad A_1 \quad A_0$$

$$G_i = A_i B_i$$

$$B_3 \quad B_2 \quad B_1 \quad B_0$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i \Rightarrow \text{Look ahead carry generation equation.}$$

→ 4-bit Look Ahead Carry Adder: →

$$P_0 = A_0 \oplus B_0$$

$$G_0 = A_0 B_0$$

$$S_0 = P_0 \oplus C_0$$

$$P_1 = A_1 \oplus B_1$$

$$G_1 = A_1 B_1$$

$$S_1 = P_1 \oplus C_1$$

$$P_2 = A_2 \oplus B_2$$

$$G_2 = A_2 B_2$$

$$S_2 = P_2 \oplus C_2$$

$$P_3 = A_3 \oplus B_3$$

$$G_3 = A_3 B_3$$

$$S_3 = P_3 \oplus C_3$$

$C_0 \rightarrow \text{Input Carry}$.


$$C_1 = P_0 C_0 + G_0$$

$$C_2 = P_1 C_1 + G_1 = P_0 C_0 + P_1 G_0 + G_1$$

$$C_3 = P_2 C_2 + G_2 = P_2 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2$$

$$C_4 = P_3 C_3 + G_3$$

$$= P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3$$



In look ahead carry adder to provide carry o/p it requires three logic gates.

To provide Sum o/p it requires 4 logic gates.

Carry ckt is implemented with two level AND-OR gate.


No. of AND gate required in carry ckt = $\frac{n(n+1)}{2}$

No. of OR gate required in carry ckt = n .

5) c Duty cycle = $\frac{t_{on}}{t} \times 100$

= $\frac{1.7-0.4}{2.2-0.4} \times 100 = 72.7\%$

* Full Subtractor :-



→ Truth table :-

A	B	C	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1

→ Logic Expression

$$\text{Difference :- } A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C$$

$$= \bar{A}B(C + \bar{C}) + \bar{A}\bar{C}(B + \bar{B}) + BC(A + \bar{A})$$


$$= \bar{A}B + \bar{A}\bar{C} + BC$$


$$= \sum m(1, 2, 3, 7)$$

$$= \bar{A}B[C + \bar{C}] + [\bar{A}\bar{B} + AB]C$$

$$= \bar{A}B + (A \oplus B)C$$

→ Implement :-






F.S → 2 H.S and 1 O.R.

NAND - 9

NOR → 9.

★ Comperator →



→ Truth table:-



A	B	X (A > B)	Y (A = B)	Z (A < B)
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

→ Logic Expression :-


$$X = A\bar{B}$$

$$Y = \bar{A}\bar{B} + AB$$


$$Z = \bar{A}B$$

Implement $\rightarrow$ ★ 4 bit Comparator $\rightarrow$ $A_3 A_2 A_1 A_0 \rightarrow A$ $B_3 B_2 B_1 B_0 \rightarrow B$ 

$$(A_3 \odot B_3) \cdot (A_2 \odot B_2) \cdot (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$



K-Map : $\rightarrow$



In K-map gray code representation is used.

$\rightarrow$ 2 Variable K-map:-

A \ B	0	1
0	00	01
1	10	11

$\rightarrow$ 3-Variable K-map:-

A \ BC	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$\rightarrow$ Four-Variable K-map:-

AB \ CD	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

→ SOP :-

$$f(A, B) = \sum m(0, 2, 3)$$

A \ B	0	1
0	1	0
1	1	1

$A + B$

Q. $f(A, B) = \sum m(1, 2, 3)$

A \ B	0	1
0	0	1
1	1	1

$A + B$

Q. $f(A, B) = \sum m(0, 1, 2, 3)$

A \ B	0	1
0	1	1
1	1	1

1

Q. $f(A, B) = \sum (1, 3) + \sum d(2)$

A \ B	0	1
0	0	1
1	2X	3 1

Q. $f(A, B) = \sum m(0, 3) + \sum d(2)$

A \ B	$\bar{B}$	B
$\bar{A}$	1	0
A	X	1

$A + \bar{B}$

Q. $f(A, B) =$

A \ B	$\bar{B}$	B
$\bar{A}$	1	X
A	X	1

$\Rightarrow 1$

$$Q \quad f(A, B, C) = \sum m(0, 1, 3, 5, 7)$$

A \ BC	00	01	11	10
0	1	1	1	0
1	0	1	1	1

$$C + \bar{A}\bar{B}$$

$$Q \quad f(A, B, C) = \sum m(0, 1, 3, 6)$$

A \ BC	00	01	11	10
0	1	1	1	0
1	0	0	0	1

$$\bar{A}\bar{B} + \bar{A}C + AB\bar{C}$$

$$Q \quad f(A, B, C) = \sum m(1, 3, 6, 7)$$

A \ BC	00	01	11	10
0	0	1	1	0
1	0	1	1	1

$$\bar{A}B + AB + \bar{B}C \rightarrow \text{Redundant}$$

★ Procedure to draw k-map:-

- 1) Octets
- 2) Squads
- 3) Pairs
- 4) Single term
- 5) Remove redundant

$$Q \quad f(A, B, C) = \sum m(1, 2, 4, 7)$$

A \ BC	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\bar{A}B + \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

Q. $f(A, B, C) = \sum m(0, 1, 5, 6, 7)$

A \ BC	00	01	11	10
0	1	1		
1		1	1	1

$$AB + \bar{A}\bar{B} + AC$$

$$AB + \bar{A}\bar{B} + AC$$

Note:

→ K-map provides minimize expression but not necessarily unique

Q. $f(A, B, C) = \sum m(0, 1, 2, 5, 7) + \sum d(3, 6)$

A \ BC	00	01	11	10
0	1	1	X	1
1		1	1	X

$$\bar{A} + C$$

Q. $f(A, B, C) = \sum m(0, 1, 6, 7) + \sum d(3, 5)$

A \ BC	00	01	11	10
0	1	1	X	
1		X	1	1

$$\bar{A}\bar{B} + AB$$

Q. $f(A, B, C) = \sum m(0, 1, 6, 7) + \sum d(3, 4, 5)$

$$A + \bar{B}$$

A \ BC	00	01	11	10
0	1	1	X	
1	X	X	1	1

Q. $f(A, B, C, D) = \sum m(0, 1, 3, 5, 7, 8, 9, 11, 13, 15)$

AB \ CD	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$$D + \overline{B}C$$

Q. $f(A, B, C, D) = \sum m(0, 1, 4, 5, 8, 9, 13, 15)$

AB \ CD	00	01	11	10
00	1	1		
01	1	1		
11		1	1	
10	1	1		

$$\overline{A}\overline{C} + \overline{B}\overline{C} + ABD$$

Q.

AB \ CD	00	01	11	10
00			1	
01	1	1	1	
11		1	1	1
10		1		

4-pair $\rightarrow$ ⑤ the

Q.

wx \ yz	00	01	11	10
00	1			1
01		x		
11			x	1
10	1			1

→ POS :-

$$Q \quad f(A, B) = \prod M(0, 2, 3)$$

	B	0	1
A	0	0	0
$\bar{A}$	1	0	1

$$Q \quad f(A, B) = \prod M(0, 3) + \prod d(1, 2)$$

B	0	1
$\bar{A}$	0	1
A	1	0

$$A \cdot \bar{B}$$

$$Q \quad f(A, B, C) = \prod M(0, 1, 3, 5, 7)$$

	BC	00	01	11	10
A	0	0	0	0	0
1		0	0	0	0

$$\bar{C} \cdot (A+B)$$

Q for the given K-map minimised POS expression.

	BC	00	01	11	10
A	0	0	1	1	0
1		0		0	1

$$(B+C)(\bar{B}+\bar{C})$$

Q.

1	1		1
	1		1

x

1	1		1
	1		1

y

$$x = y$$

		1	
1		1	

$$= z$$

$$z = \bar{x}$$

	$\bar{R}\bar{S}$	$\bar{R}S$	RS	$R\bar{S}$		
$\bar{P}Q$		1	1	1	1	
$\bar{P}\bar{Q}$	1	1	1	1	1	
PQ		1	1	1	1	
$P\bar{Q}$		1	1	1	1	

 $|A|$ X

	1	1	1
1	1	1	1
	1	1	1
001	1	1	1

 Z

$$|A| = Z$$


$$|A| = \bar{X}$$

$$Z = \bar{X}$$

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

$$\begin{aligned}
 Y &= \bar{A}\bar{B} \cdot 0 + \bar{A}B \cdot 1 + A\bar{B} \cdot 0 + AB \cdot 1 \\
 &= \bar{A}B + AB \\
 &= B(\bar{A} + A) \\
 &= B
 \end{aligned}$$

★ Multiplexer :→



It is a combinational ckt which have many data I/P and single o/p depending on control or select I/P one of the I/P transfer to the o/p.

→ Control or Select :→

- 1) Data Selector
- 2) Many to one ckt
- 3) Universal logic ckt
- 4) Parallel to Serial

$$m = 2^n$$



$$n = \log_2 M$$

Where,

M = no. of data I/P.

n = Select I/P.


⇒ 2:1 Multiplexer :→




→ Truth table.

S	Y
0	I ₀
1	I ₁

$$Y = \bar{S}I_0 + SI_1$$




⇒ 4:1 Multiplexer: →



→ Truth table: -


S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



⇒ Implementation of Higher Order Mux With Lower order: -

1) $4 \times 1 \xrightarrow{3} 2 \times 1$



2) ~~Implement~~ 8×1 ——— 2×1
 $4 + 2 + 1 = 7$

3) 16×1 ——— 2×1
 $8 + 4 + 2 + 1 = 15$


4) 64×1 ——— 2×1
 63

5) 256×1 ——— 2×1
 255

$2^n \times 1$ ——— 2×1
 $2^n - 1$

6) 16×1 ——— 4×1
 $4 + 1 = 5$

7)



$$7 \quad 64 \times 1 \quad \text{---} \quad 4 \times 1$$

$$16 + 4 + 1 = 21$$


$$8 \rangle \quad 64 \times 1 \quad \text{---} \quad 8 \times 1$$

$$8 + 1 = 9$$

$$9 \rangle \quad 256 \times 1 \quad \text{---} \quad 16 \times 1$$

$$16 + 1 = 17$$

⇒ Multiplexer As Universal :-



$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{A} \cdot 1 + A \cdot 0$$


$$= \bar{A}$$

1 NOT gate required

$$A \quad Y$$

$$0 \rightarrow 1$$

$$1 \rightarrow 0$$




$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{A}0 + A \cdot B$$

$$= AB$$

⇒ Implement OR using 2:1 Mux




$$Y = \bar{S}I_0 + SI_1$$

$$= \bar{A}0 + A1$$


$$= A + B$$

Q. Implement NAND gate using 2x1 Mux.




$$\begin{aligned} Y &= \bar{S}I_0 + SI_1 \\ &= \bar{A} \cdot 1 + A\bar{B} \\ &= \bar{A} + \bar{B} \\ &= \overline{AB} \end{aligned}$$

NOR :-




$$\begin{aligned} Y &= \bar{S}I_0 + SI_1 \\ &= \bar{A}\bar{B} \end{aligned}$$

EXOR :-



$$\begin{aligned} Y &= \bar{S}I_0 + SI_1 \\ &= \bar{A}B + A\bar{B} \\ &= A \oplus B \end{aligned}$$

EXNOR :-




Note :-

NOT, AND, OR $\rightarrow$ Require $\rightarrow$ 1 $\times$ 2x1 Mux.

$$\begin{array}{rcl} H \cdot A & \underline{3} & 2 \times 1 \\ H \cdot S & \underline{3} & 2 \times 1 \end{array}$$


⇒ 4:1 MUX :-

→ AND :-




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

→ OR :-




⇒ Determine minimised Logical Expression :-

Q. For the given 4:1 Mux minimised logical expression is




$$\begin{aligned}
 Y &= \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 \\
 &= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} C + A B C \\
 &= \bar{A} \bar{C} (B + \bar{B}) + A C (B + \bar{B}) \\
 &= \bar{A} \bar{C} + A C \\
 &= A \odot C
 \end{aligned}$$



⇒ Implementation of Given Logical Expression →

Q Implement, $f(A, B) = \sum m(0, 1, 4, 6, 7)$ using 4x1 shown in fig.



Solⁿ

	A	B	C	I_0	I_1	I_2	I_3
0	0	0	0 → $\bar{C}$	0	0	0	0
1	0	0	1 → C	0	0	0	0
2	0	1	0 → $\bar{C}$	0	1	0	0
3	0	1	1 → C	0	1	1	0
4	1	0	0 → $\bar{C}$	1	0	0	0
5	1	0	1 → C	1	0	1	0
6	1	1	0 → $\bar{C}$	1	1	0	0
7	1	1	1 → C	1	1	1	0

4:1 MUX → 1

NOT → 1

Q Implement a logic expression.

$$f(A, B, C) = \sum m(1, 2, 3, 5, 6, 7)$$


i) AB as Select

ii) AC as Select

iii) BC as Select


Solⁿ

i) AB as Select



	f ₀	f ₁	f ₂	f ₃
$\bar{C}$	0	②	④	⑥
C	①	③	⑤	⑦
	C	$\bar{C}$	C	$\bar{C}$

ii) AC as Select



	f ₀	f ₁	f ₂	f ₃
$\bar{B}$	0	②	④	⑥
B	①	③	⑤	⑦
	B	$\bar{B}$	B	$\bar{B}$

iii) BC as select :-



	f ₀	f ₁	f ₂	f ₃
0	①	②	③	
1	④	⑤	⑥	⑦
	0	1	1	1

using one 4×1 Mux any two variable function, some of three variable function can be implemented.

using one 4×1 Mux ^{one NOT} all two variable function, all three variable function can be implemented.

one 4×1 & one NOT All two

All Three

one 8×1

All Three

Some Four


one 8×1 & one NOT

All Three

All Four

Q ~~Am (a, b, c)~~

☆ Hazards : $\rightarrow$



Case I For the given ckt determine O/P waveform when there is no propagation delay.

A 

X 

Y

Static 0

Case II

Determine O/P waveform for the given fig if there is a propagation delay of 1 ns in NOT gate & no propagation delay in AND

do total

Case 4: Andong $\rightarrow$ 2ns $\rightarrow$

to 2 to 3

Q25

$$t_2 = t_0 + 20 \text{ ns}$$


$$t_3 = t_0 + 30 \text{ ns.}$$

Diagram illustrating the identity $A \oplus \bar{A} = 1$. The input A is connected to both an AND gate and an OR gate. The output of the AND gate is $\bar{A}$, and the output of the OR gate is $A \oplus \bar{A}$, which is equal to 1.

A

 $t+1$


⇒ Hazards are unwanted change in the O/P due to propagation delay.



To avoid static and dynamic hazard, redundant terms are added in the combinational ckt.

★ DeMux :-→


Demux is a combinational ckt which have one I/P and many O/P. O/P depends upon selector I/Ps control I/P is transferred to one of the many ckt.



→ Truth table :-→


S	Y_1	Y_0
0	0	1
1	1	0

→ Implement :-




We cannot use Demux as universal ckt.


→ 1:4 Demux :→



→ Implementation :-



→ 1 X 4 DeMux 3 1x2
 4 x 1 Mux 3 2x1
 1 x 8 DeMux 7 1x2



★ Decoder: →

→ Decoder is a combinational circuit which have many i/p and many o/p.

→ It is used to convert binary data into other code


Binary to Octal

BCD to Decimal

Binary to Hexa

BCD to Seven Segment

Minimum Possible Decoder:-



→ Truth table:-

E	A	B	Y ₃	Y ₂	Y ₁	Y ₀
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

$$Y_0 = \bar{A}\bar{B}E$$

$$Y_1 = \bar{A}BE$$


$$Y_2 = A\bar{B}E$$

$$Y_3 = ABE$$


→ Decoder and Demux internal ckt remains same

Q Implement HA using 2x4 decoder.


Sol:




→ 3x8 Decoder (Binary to Octal Decoder) :-



→ Implement Full Adder :-






→ Implementation of higher order to lower order:→

4×16 5 2×4

1×16 Demux 5 1×4 Demux

16×1 5 4×1




To implement

6×64 21 2×4
1+4+16

8×256 4×16

→ Implement 4x16 Decoder using 3x8 decoder :→



[2, 3x8 decoder, 1 NOT]

★ Encoder :→

→ It is combinational ckt which have many I/P & many O/P.


→ It is used to convert other codes to binary.

← Octal to binary conversion

← Decimal to BCD

← Hex to Binary.

1 Octal to Binary Encoder:



→ In normal encoder one of I/P is high and corresponding O/P is available at o/p.

→ In priority encoder, no. of I/P is high only highest priority corresponding binary is available at o/p.

→ Truth table:-

I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	Y_2, Y_1, Y_0
0	0	0	0	0	0	0	1	0 0 0 0
0	0	0	0	0	0	1	0	0 0 1 1
0	0	0	0	0	1	0	0	0 1 0 2
0	0	0	0	1	0	0	0	0 1 1 3
0	0	1	0	0	0	0	0	1 0 0 4
0	1	0	0	0	0	0	0	1 0 1 5
1	0	0	0	0	0	0	0	1 1 0 6
1	0	0	0	0	0	0	0	1 1 1 7

$$Y_0 = I_1 + I_3 + I_5 + I_7$$


$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

Ques 15

W.B. 1) (d) 2) (a) 3) (a) 4) (b) 5) $\bar{x} + y + \bar{z}$ 6) c 8) (a)

9) (d) 10) 12) c 13) (b) 14) (b) 15) $\log_2 n$ 16) (A) $I_1 = 1, I_2 = B$



17) (d) 18) c

Sequential Circuit

* Flip-Flop! →


- i) It is a basic memory element
- ii) FF can store 1 bit
- iii) FF have two o/p which are complementary to each other.
- iv) F.F have two stable state hence it is known as bistable multivibrator.

* S-R Latch →
 → NAND
 → NOR

* SR FF } CKT
 * JK FF } Truth table
 * D FF } Characteristic table
 * T FF } Characteristic equation
 Excitation table.

- * Conversion from one FF to other
- * Sample circuit

1. SR Latch using NAND Gate! →




A	B	Y	S	R	Q
0	0	1	0	0	Invalid ($Q \cdot \bar{Q} = 1$)
0	1	1	0	1	1
1	0	1	1	0	0
1	1	0	1	1	Previous State ($Q=1, \bar{Q}=0$ or $Q=0, \bar{Q}=1$)

Enable → 1 :

Disable → 0

In S-R latch, if both gates are enable, o/p remains in previous state and if both are disable the o/p remain in invalid

2. SR - Latch using NOR gate: →




A	B	Y	S	R	Q
0	0	1	0	0	Previous State
0	1	0	0	1	0
1	0	0	1	0	1
1	1	0	1	1	Invalid

Enable → 0

Disable → 1

→ S-R latch is used to eliminate switch bouncing


3. S-R Flip-Flop: → [using NAND]



CLK	S	R	Q _{n+1}	State
0	x	x	Q _n	HOLD
1	0	0	Q _n	
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Invalid	unused

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	Invalid

4. S-R Flip-Flop using NOR gate:→



→ Characteristic Table :-

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

→ Characteristic Equation :-

S	$R\bar{Q}_n$	$\bar{R}Q_n$	RQ_n	$\bar{R}\bar{Q}_n$
$\bar{S}$		1		
S	1	1	X	X

$$Q_{n+1} = S + \bar{R}Q_n$$

$$S \cdot R = 0$$


→ Excitation Table:→

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Disadvantage:-

→ Invalid state is present when S & R I/P are 1.
To avoid this J-K Flip-Flop is used.

5 J-K Flip-Flop:→




CLK	J	K	Q_{n+1}	J	K	Q_{n+1}
0	X	X	Q_n	0	0	$Q_n \rightarrow \text{Hold.}$
1	0	0	Q_n	0	1	0 $\rightarrow \text{Reset}$
1	0	1	0	1	0	1 $\rightarrow \text{Set}$
1	1	0	1	1	1	$\bar{Q}_n \rightarrow \text{Toggle.}$
1	1	1	$\bar{Q}_n$			


$$S = J\bar{Q}$$

$$R = KQ$$

→ J-K Flip-Flop Using NAND Gate:→



→ J-K Flip-Flop Using NOR Gate:-



→ Characteristic Table (J-K F-F) !→

	J	K	Q_n	Q_{n+1}
$Q_n = 0$	0	0	0	→ 0
	0	0	1	→ 1
$Q_n = 0$	0	1	0	→ 0
	0	1	1	→ 0
$Q_n = 1$	1	0	0	→ 1
	1	0	1	→ 1
$Q_n = 1$	1	1	0	→ 1
	1	1	1	→ 0

→ Characteristic Equation :-→


J \ K	Q_n	$\bar{Q}_n$	Q_n	$\bar{Q}_n$
$\bar{J}$		1		
J	1	1		1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

→ Excitation table :-→

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

6. D- Flip-Flop :-→ [Transparent Latch]



$$J = D ; K = \bar{D}$$

$$S = D ; R = \bar{D}$$

→ Truth table.

CLK	D	Q_{n+1}	D	Q_{n+1}
0	X	Q_n	0	0
1	0		1	1
1	1	1		

→ Characteristic table :-→

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


$$Q_{n+1} = D$$

D-Flip-Flop is also called transparent latch.

→ Excitation table :-→

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

7 T-Flip-Flop :-→ [Toggle Flip-Flop]



$$J = K = T$$

CLK	T	Q_{n+1}	T	Q_{n+1}
0	X	Q_n	0	Q_n
1	0	Q_n	1	$\bar{Q}_n$
1	1	$\bar{Q}_n$		

→ Characteristic Table:→

	T	Q_n	Q_{n+1}
Q_n	0	0	0
	0	1	1
$\bar{Q}_n$	1	0	1
	1	1	0

$$Q_{n+1} = \bar{T}Q_n + T\bar{Q}_n = T \oplus Q_n$$

→ Excitation table:→

Q_n	Q_{n+1}	T
0	→ 0	0
0	→ 1	1
1	→ 0	1
1	→ 1	0

NOTE:-

	J	K	Q_{n+1}
S-R	0	0	Q_n
	0	1	0
	1	0	1
	1	1	$\bar{Q}_n$

$\left. \begin{array}{c} \text{D-F-F} \\ \text{T-F-F} \end{array} \right\}$

Therefore J-K F-F is a universal F-F.

Excitation Table:-

Q_n	Q_{n+1}	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0


→ Characteristic Equation

$$Q_{n+1} = S + \bar{R}Q_n$$

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$


$$Q_{n+1} = D$$

$$Q_{n+1} = T \oplus Q_n$$



- In level trigger ckt o/p may change many times in single CLK
- In edge triggered ckt o/p will change only once in single CLK.

✱ Race-Around condition



$$t_{pdff} < t_{pw}$$

$$J = K = 1$$


- In J-K FF race around condition occurs when J & K I/P are 1 & $t_{pdff} \ll t_{pw}$. During
- During race around O/P will change many times in a single clk even if I/P is constant.
- Condition to avoid race around;

$$t_{pw} < t_{pdff} < T_{clk}$$

$$T_{pdff} < t_{pdff} < T_{clk}$$

- To avoid race-around condition Master Slave JK FF used

- Master Slave J-K Flip-Flop :-→



- i) In Master Slave F.F, O/P will change only when slave O/P is changing.
 ii) In Master Slave F.F, Master is level triggered & Slave is edge triggered.

★ Conversion of one F.F to other :-

- i) JK to D FF :-

Procedure

- i) Required F.F characteristic table.
 ii) Available F.F excitation table.
 iii) Write logical expression for excitation.

D	Q_n	Q_{n+1}	J	K
0	0	0	0	x
0	1	0	x	1
1	0	1	1	x
1	1	1	x	0

$\bar{Q}_n$	Q_n	Q_{n+1}
0	0	x
1	0	x
0	1	x
1	1	x

$\bar{Q}_n$	Q_n	Q_{n+1}
0	0	0
1	0	0
0	1	1
1	1	1

$$J = D$$

$$K = \bar{D}$$

- 2) S-R to JK FF :-

$$S = J\bar{Q}$$

$$R = KQ$$

- 3) SR to D :-

$$S = D$$

$$R = \bar{D}$$

- 4) SR to T.F.F :-

$$S = T\bar{Q}$$

$$R = TQ$$

5) JK - SR FF :-

$$J = S$$

$$K = R$$

6) JK - T F.F :- $\rightarrow$

$$J = K = T$$

7) D to SR F.F :- $\rightarrow$

$$D = S + RQ$$

8) D to JK :- $\rightarrow$

$$D = J\bar{Q} + KQ$$

9) D to T :- $\rightarrow$

$$D = T \oplus Q$$

10) T to SR :- $\rightarrow$


$$T = S\bar{Q} + RQ$$

11) T to JK :- $\rightarrow$

$$T = J\bar{Q} + KQ$$

12) T to D :- $\rightarrow$

$$T = D \oplus Q$$



Register

- Register are used to store group of bit.
- To store n bit n -bit f-f are cascaded in register.


→ Types of Register: →

- 1) SISO [Serial In Serial out] : →
- 2) SIPO [Serial In Parallel out] : →
- 3) PISO [Parallel In ^{Serial} Parallel out].
- 4) PSPO [Parallel In Parallel out].

→ Depending upon Application Register can be classified into


- A. Shift Register.
- B. Storage Register.

1) SISO : →




Data	$Q_3 Q_2 Q_1 Q_0$	clk.
1011	0 0 0 0	0
	1 0 0 0	1
	1 1 0 0	2
	0 1 1 0	3
	1 0 1 1	4

- In SISO register, to store n bit data it require n clock pulse.
 → To provide a n clock pulse delay to the S/P data.



- To provide n-bit data serially out it requires (n-1) pulse.

2. SIPO : →





- In SIPO register, To provide n-bit data serially in it require n clock pulse and to provide parallel o/p n clock pulse are required.
 → Serial Data → Temporal code.
 Parallel data → Spatial code.


→ SIPO is used to convert temporal code to spacial code.

Q The ckt shown in fig. is 4 bit SIPO which is initially coded with 1010. If 3 CLK pulses are applied then the data of the register is

a) 1010 b) 1101 c) 1111 d) 0000.




with 8
2




IES 2010

Q The ckt shown in fig is 4 bit SIPO which is initially coded with 1011. If CLK pulse are applied continuously. After how many clock pulse the data given is 1011



clk	Q ₃	Q ₂	Q ₁	Q ₀
0	1	0	1	1
1	0	0	1	0
2	1	0	0	1
3	1	1	0	0
4	1	1	1	0
5	0	1	1	1
6	1	0	1	1
7				

3. PISO $\rightarrow$




Control = 0 $\rightarrow$ P-I

1 $\rightarrow$ Serial o/p

- $\rightarrow$ In PISO register, To provide parallel in we require one CLK pulse & to provide serial o/p it require (n-1) clk pulse.
- $\rightarrow$ PISO can be also used to convert special code to temporal code.
- $\rightarrow$ In PISO

4) PISO: →



PISO is used for storage register.

Control = 1 → Parallel In. (1 clock full reg.)

0 → Parallel out. (0 " " ")

	I/P	O/P
SISO	n	n-1
SIPO	n	0
PISO	1	n-1
PIPO	1	0

Each shift register is to provide multiple the data by (2)

If n shift register operation will

Counters:

→ It is basically used to count no. of clock pulse are applied.

→ It can be also used in frequency divider.

i) Frequency Divider.

ii) Time measurement

iii) Frequency measurement

iv) Range measurement

v) Pulse width.

vi) Wave form generation.

→ With n FF max^m possible state in a counter = 2^n .

Let N = No. of state.

n = No. of flip-flop.

$$N \leq 2^n$$

$$\Rightarrow n \geq \log_2 N$$

→ Depending upon clock pulse appl. counters are classified as

1) Asynchronous counters

2) Synchronous counters.

i) Different FF are applied in different clock pulse.

ii) All F.F are applied with same clock pulse.

iii) Slower

iii) Faster.

iii) operating with fixed count sequence

iii) Any count sequence is possible.

→ up.
→ down

iv) Decoding errors

iv) No decoding errors


v) a ripple counter

v) Ex → Ring counter.

* Modulus Counter $\rightarrow$

No. of states used in a counter is called modulus count.


Ex Mod 5 $\rightarrow$ 5 state.



Q A decade counter is applied with a clock freq. of 10MHz then its frequency is

Sol: $\frac{10000000}{10} = 1\text{MHz}$

$\rightarrow$ Let M and Mod N counters are cascaded then it acts as Mod MN counter.




- 1) Ripple counter
- 2) Non binary ripple counter
- 3) Ring counter
- 4) Johnson counter
- 5) Synchronous series carry
- 6) Synchronous parallel carry
- 7) Synchronous counter Design & Analysis.

Imp for PSU

1) Ripple Counter: →

- It is a asynchronous counter
- Different clock pulse
- Toggle mode.
- In ripple counter only one F.F is applied with external clock & other FF clocks is from previous F.F output (Q or $\bar{Q}$)
- In ripple counter the F.F applied with external CLK will act as LSB bit

→ 3-bit Ripple counter: → [up counter]



In the CKT shown in fig Q_0 toggle for every CLK pulse
 Q_1 change when Q_0 is changing from 1 → 0 and Q_2 change when Q_1 is changing from 1 → 0

Q_0 → every clock


Q_1 → Q_0 → 1 → 0

Q_2 → Q_1 → 1 → 0

Truth table:

CLK	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

→ Timing Diagram: →



$$T_{\text{clk}} \geq n \cdot t_{\text{pdff}}$$

→ In an n -bit ripple counter propagation delay of each FF is t_{pff} then time period of CLK


Тук 7 нтдф.

for ≤ 1
http://



$$f_{\max} = \frac{1}{n \cdot \text{tidff}}$$

W.B.	
30	(d)

32 (6)



- -ve edge triggered, Φ as clock → up counter
 +ve edge trigger $\bar{\Phi}$ as clock → up counter



The Ckt shown in fig Φ_0 toggle for every CLK pulse. Φ_1 toggle when Φ_0 change from 0 → 1. When Φ_2 toggle when Φ_1 change from 0 → 1.

Φ_0 → Toggle for every CLK pulse.

Φ_1 → " When Φ_0 → 0 → 1

Φ_2 → " " Φ_1 → 0 → 1

CLK	Φ_2	Φ_1	Φ_0
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0


000
 001
 011
 111
 Sequencing error or Transient

- +ve edge triggered @ as clock → Down Counter
- -ve edge triggered @ as clock → Down Counter.

WB 20 b) up counter.


* Decoding Error: →

- Decoding errors are transient states representing ripple counter due to propagation delay.
- To avoid decoding error strobe signal are used




$$T_{clk} \geq n \cdot t_{pdff} + T_s$$

- In ripple Counter with n FF maxⁿ possible state = 2^n .
- S, R, J, K, D, T → Synchronous I/P.
- Clear, Preset → Asynchronous I/P.
- Clear → Reset
- Preset → Set.



- * ~~Non binary Ripple counter~~
- 2 Non binary Ripple counter.
- 4 BCD counter [Decade counter] :-



CLK Q_3 Q_2 Q_1 Q_0

0 0 0 0 0

1 0 0 0 1

2 0 0 1 0

3 0 0 1 1

4 0 1 0 0

5 0 1 0 1

6 0 1 1 0



7 0 1 1 1

8 1 0 0 0

9 1 0 0 1

10 0 0 0 0 ← 1010

$Q_3 \bar{Q}_2 \bar{Q}_1 \bar{Q}_0$



→ All BCD counter are decade counter but decade counter is not necessarily BCD counter.

WB. 15 (a) $2 \times 2 \times 5 = 60$ - $\frac{12 \text{ MHz}}{60} = 200 \text{ kHz}$

16 (b).

→ Asynchronous counter.

1) Toggle Trigger $\begin{cases} \rightarrow +ve \\ \rightarrow -ve \end{cases}$

2) clock $\begin{cases} \rightarrow \phi \\ \rightarrow \bar{\phi} \end{cases}$


3) counter $\begin{cases} \rightarrow up \\ \rightarrow Down \end{cases}$

4) Preset/clear : clear $\rightarrow 000$
Preset $\rightarrow 111$

5) Decoding error.


W.B. 18) (d) i) +ve edge $111 \checkmark$
ii) ϕ as clock $110 \checkmark$
iii) down $101 \checkmark$
iv) preset 111 $101 \checkmark$
 $010 \checkmark$ $111 \checkmark$ } 5
 $111 \checkmark$ $\therefore$ Mod 5 counter

20 CC/ f/10
23




Bobbed NAND gate OR gate.


3 Ring Counter : →



- It is a shift register
- In this last FF O/P is connected to the first FF I/P.
- In ring counter only one FF O/P is high & remaining FF are low.



Clock	Q3	Q2	Q1	Q0
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0
6	0	1	0	0
7	0	0	1	0
8	0	0	0	1



0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

0 → 1


→ 4 bit ring counter = 4 state.

n bit → n state.

f → f/n.

$$\text{unused state} = 2^n - n.$$

→ Timing Diagram →




Phase shift b/w generated waveform = $360^\circ/n$

→ It is used in stepper motor control



→ It is also used ADC

no. of unused state = $2^n - n$

→ Ring Counter using J-K





→ Self Shifting Counter.



- The advantage of ring counter is decoding is easy
- To decode no logic gate is required

→ Johnson Counter :-





1 0 0 0

1 1 0 0

1 1 1 0

1 1 1 1

0 1 1 1

0 0 1 1

0 0 0 1

0 0 0 0

1 0 0 0

4F.F → 8 1 1 0 0

nFF → 2n

★ Number System - Codes Data Representation:-

Various Number System

Arithmetic operation $\rightarrow$ Complement
Add, Sub

Various Codes

Data representation $\rightarrow$ Unsigned (+ve)
 $\rightarrow$ Signed (+ve, -ve) $\rightarrow$ Sign magnitude
 $\rightarrow$ 1's
 $\rightarrow$ 2's.

Number System And Code

Weighted
Additional Weightage.

Ex:

② ② ①
 $10^2 \ 10^1 \ 10^0$

Binary

Octal

Decimal

Hexa

BCD code

unweighted

No Weightage.

Ex - Gray code

Excess-3 code.

A number system with base & radix 'r' contain r different digit and they are from (r-1)

Base

Different digit

2

0, 1

8

0, 1, ..., 7

10

0, 1, ..., 9

16

0, 1, ..., 9, A, B, C, D, E, F

4

0, ..., 3

6

0, ..., 5

12

0 --- 9, A, B.

* Decimal to other Conversion: $\rightarrow$

$$(\cdot)_{10} \rightarrow (\cdot)_{r.}$$

Where $r = 0, 1, 2, \dots, \infty$

Ex

$$(25.625)_{10} = (\cdot)_{r.}$$

To convert decimal no. into any other base r
divide integer part and multiply fractional part
with r .

$$(25.625)_{10} = (\cdot)_2$$

$$2 \overline{) 25}$$

$$\begin{array}{r} 2 \overline{) 25} \\ 2 \overline{) 12} - 1 \\ 2 \overline{) 6} - 0 \\ 2 \overline{) 3} - 0 \\ 2 \overline{) 1} - 1 \\ 0 - 1 \end{array}$$

$$(11001.101)_2$$

$$0.625 \times 2 = 1.25 \Rightarrow 1$$

$$0.5 \times 2 = 1.0 = 0$$

$$0.5 \times 2 = 1.0 = 1 \checkmark$$

$$(25.625)_{10} = (\cdot)_8$$

$$8 \overline{) 25}$$

$$\begin{array}{r} 8 \overline{) 25} \\ 8 \overline{) 24} - 3 \\ 0 \end{array}$$

$$8 \overline{) 25}$$

$$\begin{array}{r} 8 \overline{) 25} \\ 8 \overline{) 24} - 3 \\ 0 \end{array}$$

$$(25)_{10} = (31.5)_8$$

$$0.625 \times 8 = 5.0 = 5$$

$$\therefore (25.625)_{10} = (31.5)_8$$

$$(25.625)_{10} = (\quad)_{16}$$

$$16 \overline{) 25}$$

$$0.625 \times 16 = 10.000 \rightarrow A$$

$$16 \overline{) 1} - 9$$

$$0 - 1$$

$$\therefore (19.A)_{16} \text{ Ans.}$$

$$(19)_{16} /$$

$$(254)_{10} = (\quad)_{16}$$

$$16 \overline{) 254}$$

$$16 \overline{) 15} - E \uparrow$$

$$(FE)_{16} \text{ Ans.}$$

$$0 - F \uparrow$$

$$(27.4)_{10} = (\quad)_4$$

$$4 \overline{) 27}$$

$$4 \overline{) 6} 3$$

$$4 \overline{) 1} 2$$

$$0 1$$

$$123$$

$$0.4 \times 4 = 1.6 \rightarrow 1$$

$$0.6 \times 4 = 2.4 \rightarrow 2$$

$$\therefore (27.4)_{10} = (123.12)_4$$

$$0.4 \times 4 = 1.6 \rightarrow 1$$

$$0.6 \times 4 = 2.4$$

* Others to Decimal number conversion:-

$$(x_2 x_1 x_0 y_1 y_2)_r = (\quad)_{10}$$

To convert any other base r to decimal, multiply each digit with positional weightage and then add.

$$x_2 r^2 + x_1 r^1 + x_0 r^0 + y_1 r^{-1} + y_2 r^{-2}$$

$$(10101.11)_2 = ()_{10}$$

16 8 4 2 1 $\frac{1}{2}$ $\frac{1}{4}$

$$1 \times 16 + 0 \times 8 + 1 \times 4 + 0 \times 2 + 1 \times 1 + 1 \times \frac{1}{2} + 1 \times \frac{1}{4}$$

$$(21.75)_{10}$$

$$\rightarrow (57.4)_8 \longrightarrow ()_{10}$$

8 8

$$5 \times 8 + 7 \times \frac{4}{8} = (47.5)_{10}$$

$$\rightarrow (57.4)_{16} \longrightarrow ()_{10}$$

$$57.4$$

16

$$80 + 7 \times 1 + \frac{4}{16} = (57.25)_{10}$$

$$\rightarrow (BAD)_{16} \longrightarrow ()_{10}$$

$$16^2 \quad 16^1 \quad 16^0$$

$$11 \times 16^2 + 10 \times 16^1 + 13 \times 16^0 = 2889$$

$$16^0 \rightarrow 1$$

$$16^1 \rightarrow 16$$

$$16^2 \rightarrow 256$$

$$16^3 \rightarrow 4096$$

$$\text{Ex } (35)_6 \longrightarrow ()_{10}$$

6 1

$$3 \times 6 + 5 \times 1 = 23$$

* Octal $\leftrightarrow$ Binary

$$()_8 \longrightarrow ()_2$$

$$0 \longrightarrow 000$$

$$1 \longrightarrow 001$$

Ex $(32.45)_8 \rightarrow ()_2$

~~011111~~ $0111118 \cdot 100101$

* Hex $\leftrightarrow$ Binary

Each digit is represented with 4 bit binary

$(259A)_{16} \rightarrow ()_2$

$\downarrow \downarrow \downarrow \downarrow$
 $(0010 \ 1001 \ 1010)_2$

Hex $\leftrightarrow$ Binary
 $\text{④} \rightarrow \text{B} \leftarrow \text{②}$

Ex $(CAD)_{16} = ()_8$

$(1100 \ 1010 \ 1101) = (6255)_8$

* Arithmetic operations $\rightarrow$

Binary — Addition, Subtraction, Multiplication.

Octal — Addition, Subtraction.

Hex — Addition, Sub.

$()_x$ — Add, Sub.

$\rightarrow$ Binary :-

i) Addition:-

$$\begin{array}{r} 110110 \\ + 101101 \\ \hline 1100011 \\ \text{Carry} \quad \text{Sum} \end{array}$$

ii) Subtraction:

$$\begin{array}{r} 11011 \\ - 10110 \\ \hline 00101 \end{array}$$

iii) Multiplication:-

$$1010 \otimes 101$$

$$\rightarrow (1111)_2 \times (1111)_2$$

[illegible]

w.B. $(10112)_2 \times (15)_{10} = (901011001)_2$

$10 \text{ W } 1 \text{ Z} =$
 $10 \text{ W } 1 \text{ Z} =$
 $10 \text{ W } 1 \text{ Z} =$
 $10 \text{ W } 1 \text{ Z} =$
 $10 \text{ W } 1 \text{ Z} =$

$$\begin{array}{l} z = 1 \\ w = 1 \\ y = 1 \end{array} \quad \left\{ \begin{array}{l} (C) \\ C_2 \end{array} \right.$$

$\mathbb{O}, \mathbb{O}Z,$

→ Octal : →

$$1 + 2 = 3$$

$$7 + 1 = 10$$

$$7 + 2 = 11$$

$$7+7=16$$

$$\begin{array}{r} 8 \overline{) 60} \\ \underline{8} \\ 8 \end{array}$$

$$\begin{array}{r|l} 8 & 8 \\ 8 & 1-0 \\ 0 & -1 \end{array}$$

$$\begin{array}{r|l} 8 & 9 \\ 8 & 1-1 \\ & 0-1 \end{array}$$

$$\begin{array}{r} 8 \overline{) 14} \\ 8 \overline{) 14} \\ \hline 0 - 1 \end{array}$$

$$\begin{array}{r} \rightarrow 243 \\ 212 \\ \hline 455 \end{array}$$

$$\begin{array}{r} 9. \quad 567 \\ 243 \\ \hline 1032 \end{array}$$

$$\begin{array}{r} 8 \overline{) 11} \\ 8 \overline{) 11} \\ \hline 3 \\ 0-1 \end{array}$$

Subtraction: $\rightarrow$

$$\begin{array}{r} 7843 \\ 564 \\ \hline 157 \end{array}$$

$$564$$

$$157$$

 $\rightarrow$ Hexadecimal System: $\rightarrow$

1) Addition: -

$$1+1=2$$

$$1+2=3$$

:

:

$$1+9=A$$

$$1+A=B$$

$$1+B=C$$

$$A+A=14$$

$$10+10$$

$$A+B=15$$

$$\begin{array}{r} 16 \overline{) 20} \\ 16 \overline{) 20} \\ \hline 4 \\ 0-1 \end{array}$$

$$\begin{array}{r} 16 \overline{) 21} \\ 16 \overline{) 21} \\ \hline 5 \\ 0-1 \end{array}$$

10

$$\begin{array}{r} 9. \quad 5689 \\ 4574 \\ \hline 9BFD \end{array}$$

$$ADD \quad 26 \rightarrow 1A$$

$$DAD \quad 24-18$$

$$188A$$

$$\begin{array}{r} 13 \overline{) 26} \\ 13 \overline{) 26} \\ \hline 20 \\ 02 \end{array}$$

ii) Subtraction: $\rightarrow$

$$\begin{array}{r} 974B \\ 587C \\ \hline 3ECF \end{array}$$

$$\begin{array}{r} 16 \\ +11 \\ \hline 27 \\ -12 \\ \hline 15 \end{array}$$

$$\begin{array}{r} 19 \\ 2 \\ \hline 17 \end{array}$$

Complements: $\rightarrow$
 $x \rightarrow (x-1)'s.$
 $\quad \rightarrow x's.$
 $B \rightarrow 1's$
 $\quad \rightarrow 2's.$
 $O \rightarrow 3's.$
 $\quad \rightarrow 8's.$
 $D \rightarrow 9's.$
 $\quad \rightarrow 10's.$
 $H \rightarrow F's.$
 $\quad \rightarrow 16's.$
 $\rightarrow (x-1)'s$ complement: $\rightarrow$

To determine $(x-1)'s$ complement subtract given no. from maximum no. possible in the given base $(r^n - 1)$

• 1 bit $\rightarrow 2^1 - 1 = 1$

 $\rightarrow 1's$ complement
$$\begin{array}{cccc} 1 & 0 & 1 & 1 & 0 & 1 \\ 1 & 0 & 1 & 1 & 0 & 1 \end{array}$$

$$010010$$
 $\rightarrow 7's$ complement: $\rightarrow$

$$\begin{array}{r} 7777 \\ 5674 \\ \hline 2103 \end{array}$$
 $\rightarrow 9's$ complement of decimal number: $\rightarrow$

$$\begin{array}{r} 9999 \\ 2679 \\ \hline 7320 \end{array}$$

→ F's Complement of hexadecimal no.

FFFF
2689

D976

→ r's Complement:-

To determine r's complement first to write (r-1)'s complement and then add 1 to LSB (Rightmost)

EX

2's Complement →

10100
1's 01011
+ 1
01100

1011011

1's 0100100

+ 1

0100101

8's Complement

2670

7's 7777

2670

7's 5107

+ 1

5110

10's Complement:-

5690

9's 9999

5690

4309

+ 1

4310

16's Complement:-

$$\begin{array}{r}
 5289 \\
 \text{F's } FFFF \\
 \hline
 5289 \\
 AD76 \\
 + 1 \\
 \hline
 AD77
 \end{array}$$

$$\text{W.S.L } (11C0)_{16} = (\quad)_{10}$$

$$1 \times 16^3 + 1 \times 16^2 + C \times 16^1 + 0$$

$$\text{here } r=16$$

$$1 \times 16^3 + 1 \times 16^2 + C \times 16^1 + 0 = 1940 \quad (b)$$

$$2) (c) (FE35)_{16} \text{ XOR } (CB15)_{16}$$

$$\begin{array}{cccc}
 FE35 & \rightarrow & 1111 & 1110 & 0011 & 0101 \\
 & & 1100 & 1011 & 0001 & 0101 \\
 \hline
 & & 0011 & 0101 & 0010 & 0000 \\
 & & 3 & 5 & 2 & 0 \\
 & & 3520 & \text{is } (c)
 \end{array}$$

$$3) \text{ F's complement } (C)$$

$$FFFF$$

$$2BFD$$

$$D402$$

$$4) (b) \text{ no 2's } = b$$

$$(3) \times 512 + (7) \times 64 + (5) \times 8 + (3)$$

$$3753$$

$$011111101011 \rightarrow (9)$$

Q (d)

17216

800

110

0E3

$$Q (g) \quad ④ \times 4096 + ⑨ \times 256 + ⑦ \times 16 + ⑤$$

4975

0100 1001 0111 0101

8 16

Q (a) 2.3

1.2

10.1

$$\begin{array}{r} 4 \overline{) 5} \\ 4 \overline{) 1-1} \uparrow \\ 0-1 \end{array}$$

$$\begin{array}{r} 4 \overline{) 4} \\ 4 \overline{) 1-1} \uparrow \\ 0-1 \end{array}$$

11

135

744

11

323

$$\begin{array}{r} 6 \overline{) 9} \\ 6 \overline{) 1-3} \\ 6 \overline{) 0-1} \end{array}$$

20 (d)

21

$$(235)_{R_1} = (565)_{10}$$

$$(565)_{10} = (1065)_{R_2}$$

$$R_2 < 10$$

$$R_2 = 10$$

$$2 \times R_2^2 + 3 \times R_1 + 5 = 565$$

$$2 \times 256 + 3 \times 16 + 5 = 565 \quad \checkmark$$

$$2 \times 144 + 3 \times 19 + 5 \neq 565$$

CODES

1) BCD code:-

2) Excess 3 code.

3) Gray code.

1) BCD [Binary Coded Decimal]:-

i) It is 4-bit code.

ii) Weighted code.

iii) 8421

iv) Each decimal digit is represented with 4 bit.

Decimal	BCD code	Excess 3 code
0	0 0 0 0	0 0 1 1
1	0 0 0 1	0 1 0 0
2	0 0 1 0	0 1 0 1
3	0 0 1 1	0 1 1 0
4	0 1 0 0	0 1 1 1
5	0 1 0 1	1 0 0 0
6	0 1 1 0	1 0 0 1
7	0 1 1 1	1 0 1 0
8	1 0 0 0	1 0 1 1
9	1 0 0 1	1 1 0 0


1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1



Invalid BCD code.

→ During arithmetic operation if invalid BCD is present then add 6 (0110) to take correct result.

Q A combinational CKT is applied with 4-bit BCD code which is designated as D_8, D_4, D_2, D_1 . O/P is Y is 1 when I/P BCD is divisible by 3. then the logical expression for Y is



Sol:

	$D_8 D_4 \bar{D}_2 \bar{D}_1$	$\bar{D}_8 D_4$	$(D_8 D_1)$	$D_2 \bar{D}_1$
$\bar{D}_8 \bar{D}_4$	1		1	
$\bar{D}_8 D_4$				1
$D_8 \bar{D}_4$	X	X	X	X
$D_8 D_4$		1	1	X

$$D_8 D_1 + D_4 D_2 \bar{D}_1 + \bar{D}_4 D_2 D_1 + \bar{D}_8 \bar{D}_4 \bar{D}_2 \bar{D}_1$$

$(839)_{10}$

1000 0011 1001

2> Excess-3-code:-

i> unweighted

ii> 4 bit code.

iii> BCD + 3 (0011)

iv> Self Complement code.

2421
3321
4311
5211

Self complemented & Weighted code.

$$2+4+2+1=9$$

$$3+3+2+1=9$$



$$4+3+1+1=9$$

$$5+2+1+1=9$$

2421 Code Decimal

0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
1100	6
1101	7
1110	8
1111	9

★ Johnson Counter $\rightarrow$ [Twisted^{ny} counter or Mobius counter] :-
 Creeping counter or walking counter or switch tail counter.



clk	Q ₃	Q ₂	Q ₁	Q ₀	Decoding logic
0	1	0	0	0	$\rightarrow \bar{Q}_3 \bar{Q}_0 = \bar{Q}_3 + \bar{Q}_0$
1	1	0	0	0	$\rightarrow Q_3 \bar{Q}_2$ AND, NOR.
2	1	1	0	0	$\rightarrow Q_2 \bar{Q}_1$
3	1	1	1	0	$\rightarrow Q_1 \bar{Q}_0$
4	0	1	1	1	$\rightarrow Q_3 Q_0$
5	0	1	1	1	$\rightarrow \bar{Q}_3 Q_2$
6	0	0	1	1	$\rightarrow \bar{Q}_2 Q_1$
7	0	0	0	1	$\rightarrow \bar{Q}_1 Q_0$
8	0	0	0	0	

n ff $\rightarrow 2n$ States.

no. of unused states = $2^n - 2n$.

Other Name of Johnson Counter :-

Twisted^{ny} counter

Mobius counter

Creeping counter

Walking counter

Switch tail counter

→ In Johnson counter to decode each state one two input AND gate / NOR gate.

→ Disadvantage:-

i) Lock out may occur when counter enters into unused state.

→ In Synchronous counter propagation delay of each FF is t_{pdff} then.

$$T_{clk} \gg t_{pdff}$$

$$f_{clk} \leq \frac{1}{t_{pdff}}$$

$$f_{max} = \frac{1}{t_{pdff}}$$

W.B

(2)

(d) 0 → 01101

1 → 0101

2 → 0100

16 → 0110

32 → 0110

33 → 0101


34 → 0100

35 → 0011

36 → 0010

37 → 0001

(3) (b)



0 → 000

1 → 100

2 → 110


3 → 111

4 → 011

5 → 001

6 → 000

4) (c) ON & OFF Period same → Symmetrical Square wave.



→ BCD counter can not use symmetrical clock square wave.

15 (a)

17 (a)

11 $\phi(c)$ 4

12 (c)

13 (c)


14 (c)

22) $R = \text{max tpd}$

$S = \text{tpd}$

(b)

25



1 0 1 1


0 0 1 1

1 1
1 1 1 0

$S = 1$

$C = 1$

27 (a)



1 0 1

0 1 0


1 0 1

0 1 0

1 0 1

f/q

★ Synchronous Series Carry Counter: →



- Ckt shown in figure is synchronous series carry up counter.
- In this counter Q_0 toggles for every clock pulse
- Q_1 toggles when $Q_0 = 1$ & clock is applied
- Q_2 toggles when $Q_1, Q_0 = 1$ & clock is applied
- Q_3 toggles when $Q_2, Q_1, Q_0 = 1$ & clock is applied.


→ Truth table:

clk	Q_3	Q_2	Q_1	Q_0	
0	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	

$$T_{CLK} \geq t_{pdff} + (n-2)t_{pd} \text{ AND}$$

→ To provide down counter use $\bar{Q}$ o/p to the next stage i/p.

★ Synchronous parallel carry counter.




clock.

$$T_{clk} = t_{pdFF} + t_{pdAND}$$

→ Synchronous parallel carry counter is faster than synchronous series carry counter.

→ Its operation is same as synchronous series counter.

★ Synchronous Counter Design For The Given Count Signal: →
Design a synchronous counter for the count signal
0 → 3 → 2 → 1 → 0 using +ve edge triggered DFF.



State diagram

89:


- 1) Identify no. of F.F & I/P & O/P.
- 2) Construct State table.
- 3) Write logical expression for ^{excitation} I/P.
- 4) Minimize.
- 5) Implement.

→ State table

Present State		Next State		Excitation I/P	
Q_1	Q_0	Q_{1+}	Q_{0+}	D_1	D_0
0	0	1	1	1	1
1	1	0	1	0	1
0	1	1	0	1	0
1	0	0	0	0	0

$$\begin{aligned}
 D_1 &= \bar{Q}_1 \bar{Q}_0 + \bar{Q}_1 Q_0 \\
 &= \bar{Q}_1 \\
 D_0 &= \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0 \\
 &= Q_1 \oplus Q_0
 \end{aligned}$$

→ Implementation:-



Clk.


→ using T.F.F :-

State table		Next State		T_1	T_0
q_1	q_0	q_1	q_0		
0	0	0	1	1	1
0	1	0	0	1	0
1	0	1	0	1	1
1	1	0	0	1	0

$$T_0 = \bar{q}_1 \bar{q}_0 + \bar{q}_1 q_0$$

$$= \bar{q}_1$$

$$T_1 = 1$$



or


Q Design a Synchronous Counter for the count sequence
 $0 \rightarrow 2 \rightarrow 5 \rightarrow 3 \rightarrow 4 \rightarrow 7 \rightarrow 0$.

Sol:- State table

Present State	Next State
$q_2 q_1 q_0$	$q_2 q_1 q_0$
0 0 0	0 1 0
0 1 0	1 0 1
1 0 1	0 1 1
0 1 1	1 0 0
1 0 0	1 1 1
1 1 1	0 0 0
0 0 1	0 0 0
1 1 0	0 0 0


To avoid lock out change unused state to into one of used state in state table.

W.B. 27




(b)

28



clk	Q0	Q1
0	0	0
1	1	0
2	0	1
3	0	0
33	0	0

10



4-bit - 4 state

↓ 2FF

31 (9)

ADC / DAC

DAC

ADC

1) Weighted Resistor

1) Counter type


2) R-2R Ladder

2) SAR Type

3) Flash

4) Dual slope integrating type

★ Digital To Analog Converter (DAC):-



→ Characteristics :-→

- 1) Resolution
- 2) Analog o/p voltage
- 3) Full Scale voltage
- 4) % Resolution
- 5) Accuracy
- 6) Linear
- 7) Monotonic

1. Resolution :-→

Resolution of DAC correspond to change in analog voltage for one LSB increment at the I/P.

If reference voltage is given, then resolution of n-bit DTA Converter is

$$\text{Resolution} = \frac{V_{ref}}{2^n - 1}$$

2) Analog o/p voltage $\rightarrow$

$$\text{Analog o/p voltage} = \text{Resolution} \times \text{Decimal equivalent of binary data.}$$

Q. In a 4 bit DAC, reference voltage is 5V and a binary data 1001 is applied then analog o/p voltage is

Sol:

$$V_a = \frac{5}{15} \times 9 = 3 \text{ volt } \underline{V_{\text{ref}}}$$

3) Full Scale Voltage :-

$$V_{\text{FS}} = \text{Resolution} \times \text{Max}^m \text{ decimal}$$

$$= \frac{V_{\text{ref}}}{2^n - 1} \times 2^n - 1$$


$$\Rightarrow V_{\text{FS}} = V_{\text{ref}}$$

4) % Resolution $\rightarrow$

$$\% \text{ Resolution} = \frac{\text{Resolution}}{V_{\text{FS}}} \times 100$$

$$\% \text{ Resolution} = \frac{\frac{V_{\text{ref}}}{2^n - 1}}{V_{\text{ref}}} \times 100$$

$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100$$

★ ~~ADC~~ :-

$$\text{Resolution} = \frac{V_{\text{range}}}{2^n - 1}$$

$$V_{\text{range}} = V_{\text{max}} - V_{\text{min}}$$

5 Error Accuracy :->

Maximum error acceptable in ADC and DAC is equal to resolution or step size.

$$\therefore \text{Resolution} = \frac{1}{2^n - 1} \times 100$$

$$\text{Dynamic Range} = (6n + 1.76) \text{ dB} \\ \approx 6n \text{ dB}$$

Resolution

4) ~~10.24~~
5) $V_{FS} = 10.24$

$$n = 10$$

$$\text{Resolution} = \frac{10.24}{n} = \frac{10.24}{2^{10}} = \frac{10.24}{1024} = 10 \text{ mV}$$

$$\text{error} = \pm 5 \text{ V}$$

0 $\xrightarrow{50^\circ}$ $\pm 25 \rightarrow 5 \text{ mV}$
 $\xrightarrow{5^\circ}$ $\rightarrow \frac{5}{2.5} = 200 \text{ mV/}^\circ$

6) (a) % Resolution = $\frac{1}{2^n - 1} \times 100 = 0.4$

$$\frac{1}{2^n - 1} \approx 0.004$$

$$\frac{1}{2^n - 1} \approx \frac{1}{250} = 0.004$$

$$\therefore 8 \text{ bit}$$

8) (a) $n = 10$

$$\text{range} = 5$$

$$\text{Resolution} = \frac{5}{1023} \approx \frac{5}{1000} \approx 5 \text{ mV}$$

16) $n = 12$

$$\% \text{ Resolution} = \frac{1}{2^{12} - 1} \times 100 = \frac{1}{4095} \times 100 \approx \frac{1}{4000} \times 100 = 0.025$$


17) Accuracy (Resolution) = 10 mV

$$\frac{5}{2^n - 1} = 10$$

$$n = 9, \frac{5}{5000} = 10 \text{ mV}$$


★ Digital to Analog Converter (DAC) :->

->




$$V_o = - \frac{R_f}{R_i} V_i$$

->




$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_i$$

->



$$V_o = - R_f \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} + \dots \right)$$

-> Weighted Resistor DAC :->



$$I_3 = \frac{V_r}{R} \cdot b_3$$

$$I_2 = \frac{V_r}{2R} \cdot b_2$$

$$I_1 = \frac{V_r}{4R} \cdot b_1$$

$$I_0 = \frac{V_r}{8R} \cdot b_0$$

$$I_f = I_3 + I_2 + I_1 + I_0$$

$$V_o = -I_f \cdot R_f$$

L.S.B Resistance = (2^{n-1}) MSB Resistance

- Not popularly used.
- In Weighted resistor DAC, accuracy is less due to use of different resistor. To avoid this R-2R Ladder network is used.


→ R-2R Ladder Network : →

Normal ladder

Inverted Ladder

- 1) Non Inverting
- 2) Inverting

1) Non Inverting R-2R Ladder : →



$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_x$$

Where $V_x = \text{Resolution} \times \text{Decimal equivalent of binary data}$

$$= \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i$$

$$V_o = \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i \times \left[1 + \frac{R_f}{R_i}\right]$$


= Resolution $\times$ Decimal $\times$ gain.

Note:-

$$b_2 2^2 + b_1 2^1 + b_0 2^0 = \sum_{i=0}^{n-1} 2^i b_i$$

Applying Superposition theorem.

$$V_x = \frac{V_r}{8} \times 1$$




WB

$$V_o = \frac{V_r}{2^1} \times 10 \times 8$$

$$= 5V$$

Q3 ~~Gain~~ Gain

2) Inverting R-2R Ladder:-



$$V_o = \frac{V_r}{2^n} \times \sum_{i=0}^{n-1} 2^i b_i \times \left[\frac{-R_f}{R_1 + R} \right]$$


= Resolution $\times$ Decimal $\times$ gain.

$$I_f = \frac{V_r}{2^n} \left(\sum_{i=0}^{n-1} 2^i b_i \right) \times \frac{1}{R_1 + R}$$

P-49
922

$$I_o = \frac{V}{8/4} \times \frac{1}{3R} = \frac{V}{12R}$$

* Inverted Ladder DAC $\rightarrow$



$\rightarrow$ Switch is always ground potential.

$\rightarrow$ There is no charging or discharging.

$$I_3 = \frac{I}{2} \times b_3$$

$$I_1 = \frac{I}{8} \times b_1$$

$$I_2 = \frac{I}{4} \times b_2$$

$$I_0 = \frac{I}{16} \times b_0$$

$$I_f = I_3 + I_2 + I_1 + I_0$$

$$I_f = \frac{1}{2} b_3 + \frac{1}{4} b_2 + \frac{1}{8} b_1 + \frac{1}{16} b_0$$

$$= \frac{1}{16} [8b_3 + 4b_2 + 2b_1 + b_0]$$

$$I_f = \frac{1}{2^n} \sum_{i=0}^{n-1} 2^i b_i$$

$$I_f = \frac{V_r}{2^n} \sum_{i=0}^{n-1} 2^i b_i \cdot \frac{1}{R} \quad \left[\because I = \frac{V_r}{R} \right]$$

$$V_0 = \frac{V_r}{2^n} \sum_{i=0}^{n-1} 2^i b_i \left[-\frac{R_f}{R_0} \right]$$

W.B
Q.5
Ans


$$V_0 = \frac{10}{16} \times 5 \times \left[-\frac{R_f}{R_0} \right] = -3.125$$

0101 = 5 ✓

$$2) \quad V_R = \frac{4 \times 2}{84} = 1$$

★ Analog To Digital Converter :-

1) Counter Type ADC :-





$$V_1 > V_2 \rightarrow +V_{ref} \rightarrow 1$$

$$V_1 < V_2 \rightarrow -V_{ref} \rightarrow 0$$

W.B 7) (a)

9)



- Counter Start with 000.
- In Counter type ADC a comparator is used at I/P stage to compare I/P Analog voltage with reference voltage provided by DAC feedback.
- A counter is used to count no. of clk pulses applied.
- If analog voltage is greater than reference voltage then o/p of comparator of logic 1 & counter will continue clock pulses. If $V_a < V_r$, comparator o/p is 0 and counter will stop. At this time o/p of counter will provide binary o/p proportional to analog voltage.
- Maximum no. of clock pulses required for n-bit conversion is $2^n - 1$.
- Maximum conversion time $= (2^n - 1) T_{clk}$.
- Conversion time depends on I/P analog voltage.
- Counter type ADC also known as ramp type ADC.

★ Parallel Comparator Type: →


n bit → $2^n - 1$ comparator

Other parts:-

2^n resistor

$2^n \times n$ priority encoder

3 bit Parallel Comparator ADC: →



Parallel comparator ADC is the fastest ADC among all.
 Max^m no. of CLK pulse for n bit^{converted} = 1 CLK pulse.

Range of Analog voltage
 $V_a > 7 \frac{V_r}{8}$

Binary o/p:
 111

$$\frac{6V_r}{8} < V_a < \frac{7V_r}{8}$$

110

$$\frac{5V_r}{8} < V_a < \frac{6V_r}{8}$$

101


⋮

⋮

$$V_a < \frac{V_r}{8}$$

000

P45
Q14



000 0000

001 0000

010 0010


011 0011

100 1000

101 1001


110 1010

111 1011



★ ~~SAR Type ADC~~ (Successive

★ SAR Type ADC (Successive approximation reg. type) :-




Ring Counter $\rightarrow$ Set

Control ckt to reset ($V_a < V_r$)

- $\rightarrow$ In SAR type ADC ring counter will present to successively to set the bit.
- $\rightarrow$ Control ckt is used to reset previously set bit when $V_a < V_r$.
- $\rightarrow$ In SAR type ADC, n clk pulses required for n bit conversion.
- $\rightarrow$ Conversion time = $n T_{clk}$.
- $\rightarrow$ In SAR type conversion time is uniform for any analog voltage (Independent of analog voltage).
- $\rightarrow$ Mostly used in digital ckt to provide interfacing ^{with} microprocessor.

★ Dual Slope Integrating Type ADC $\rightarrow$




Note:-

$$V_o = -\frac{1}{R_c} \int v_i dt$$

$$= -\frac{V_i}{R_c} \int dt$$

$$[v_i = \text{const}]$$

$$= -\frac{V_i}{R_c} \cdot t$$



$$|V_o| < |V_r|$$

→ In dual slope ADC a counter is used to count CLK pulses.


→ When conversion is started initially counter is reset to 0 and switch 'S' is connected to analog voltage V_a .

→ When integrator is integrating analog voltage o/p of integrator become -ve voltage. Due to this comp. off is logic 1 & counter will continue CLK pulse.

→ After 2^n CLK pulse again counter value becomes 0. At this time (T_1) control ckt will connect switch S to reference voltage $-V_r$.

→ During reference voltage integration upto T_2 time o/p of integrator is -ve voltage due to this counter will again continue CLK pulse. At time T_2 o/p of integrator becomes +ve & comp. off will become 0 due to this counter will stop.

→ Let N is the count when counter is stop.



$$T_1 = 2^n T_{CLK}$$

$$T_2 - T_1 = N T_{CLK}$$

$$V_0 = -\frac{V_a}{R_c} T_1 + \frac{V_r}{R_c} (T_2 - T_1) \quad \text{--- (1)}$$

At time $t = T_2$

$$V_0 = 0$$

$\therefore$ from eqⁿ (1)

$$0 = -\frac{V_a}{R_c} T_1 + \frac{V_r}{R_c} (T_2 - T_1)$$

$$\frac{V_a}{R_c} T_1 = \frac{V_r}{R_c} (T_2 - T_1)$$

$$V_a 2^n T_{CLK} = V_r N T_{CLK}$$

$$V_a = \left(\frac{V_r}{2^n} \right) N$$

$$\text{If } V_r = 2^n$$

$$V_a = N$$

Above all ADC, dual slope ADC is most accurate

$$\text{No. of CLK pulses} = 2^n + N$$

It is mostly used in digital voltmeter.

$$\text{Maximum No. of CLK} = 2^n + 2^n - 1$$

$$\Rightarrow 2^{n+1} - 1$$

So it is slowest ADC among all ADC.

Counter type $\rightarrow 2^n - 1$

SAR $\rightarrow n$


flash $\rightarrow 1$

Dual $\rightarrow 2^{n+1}$

Logic Families


- 1 DTL
- 2 TTL
- 3 ECL
- 4 NMOS
- 5 CMOS
- 6 RTL
- 7 DCTL
- 8 I^2L
- 9 HTL
- 10 PMOS.


→ AND.





A	B	DA	DB	Y
0	0	ON	ON	0
0	1	ON	OFF	0
1	0	OFF	ON	0
1	1	OFF	OFF	1 (Vcc)

→ OR:-






→ NOR : →



A	Y
0	1
1	0


A	T ₁	Y
0	OFF	1
1	ON	0

→ NAND Gate :-




A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

→ NOR Gate: -



A	B	T ₁	T ₂	Y
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0



→ When logic gate O/P is 1 (Tr is OFF) It will acts as Current Source.

→ When O/P is logic 0 (Tr is ON) it will acts as Current Sink.

→ Transistor:

JCB	JCB	
R.B	RB	Cut-off
FB	R.B	Active
RB	FB	Reverse active
FB	FB	Saturation



In Cut-off & Saturation region transistor act as a switch.

* Characteristic of logic family :-

- 1) t_{pd}
- 2) P_{dis}
- 3) Figure of merit.
- 4) Fan out.
- 5) Noise Margin.
- 6) Wired logic.
- 7) Fan out.

1) Propagation Delay (t_{pd}) :-

It is measured in ns.



In transistor ON-OFF time is more compared to OFF-ON time due to saturation or storage time.

$$t_{pd} = \frac{t_{pHL} + t_{pOH}}{2} \text{ ns.}$$

2: Power Dissipation (P_{diss}) :- $\rightarrow$

$\rightarrow$ Power dissipation represent power dissipated per logic gate

$\rightarrow$ Its unit is mw.

$$P_{diss} = V_{cc} \cdot I_{c,avg}$$

3: Figure of Merit :-

Product of propagation delay & power dissipation.

$$\text{Figure of Merit} = P_{diss} \times t_{pd}$$

$$\text{mw} \times \text{ns}$$


$$\text{PJ}$$

Its unit is PJ.

$\star$ I^2L has best figure of merit among all logic family.

4: Fan-out :- $\rightarrow$

It is the max^m no. of logic gates that can be driven by logic o/p.



$$\text{fan out}_H = \frac{I_{OH}}{I_{IH}}$$

Current source.
Logic 1.

$$\text{fan out}_L = \frac{I_{OL}}{I_{IL}}$$

Current Sink.
(Logic 0)

fan out = (fan out_H, fan out_L)_{min}.

Q. In TTL logic family.

$$I_{OH} = 400 \mu A.$$

$$I_{IH} = 40 \mu A.$$

$$I_{OL} = -16 mA.$$

$$I_{IL} = 1.6 mA.$$


then fan out of logic family.

$$\text{Sub } \frac{I_{OH}}{I_{IH}} = \frac{400}{40} = 10.$$

$$\frac{I_{OL}}{I_{IL}} = \frac{16 mA}{1.6} = 10.$$

5) Noise Margin $\rightarrow$

It is the maximum noise voltage that can be added to a logic family without affect the o/p.



$$V_{OH} > V_{IH} > V_{IL} > V_{OL}$$

$$NM_H = V_{OH} - V_{IH}$$


$$NM_L = V_{IL} - V_{OL}$$

W.B

$$\begin{aligned} \text{L (D)} \quad & \text{I} \quad V_{OH} = 3.8 \quad] \quad 0.7V \rightarrow NM_H \\ & V_{IH} = 3.1V \\ & V_{IL} = 2.0 \quad] \quad 1.3V \rightarrow NM_L \\ & V_{OL} = 0.9 \end{aligned}$$


$$NM = (NM_L, NM_H)_{min}$$

6) Wired logic:




[Wired AND]


* RTL :-



- 1) Basic gate $\rightarrow$ NOR
- 2) $t_{pd} = 50 \text{ ns}$
- 3) $P_{diss} = 10 \text{ mW}$
- 4) figure of Merit = 500PJ.
- 5) $NM = 0.2 \text{ V}$
- 6) fanout = 3
- 7) Wired AND



A	B	C	D	Y
0	0	0	0	1
0	0	1	0	0
0	0	1	1	0



Disadvantages of RTL: →

Low Speed of operation.

Lower fan out


Low noise margin.

* DCTL (Direct Coupled Transistor Logic):—

In RTL logic family if J/P resistor are removed then the resulting logic family is DCTL.

→ $t_{pd} = 40ns$

→ Basic gate → NOR.



$$V_{BEsat} = 0.7$$

$$V_{CEsat} = 0.2$$


A	B	T ₁	T ₂	Y
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0

Disadvantages:-

→ Current hogging

In DCTL logic family if ^{with} ~~same~~ different characteristics are used the T₁ have lower V_{BEsat} first become ON when it will not allow other T₂ to be ON. This is known as current hogging.

* Integrated Injection Logic (I^2L): →



A	T ₁	y
0	OFF	1
1	ON	0

→ Fan Out = 8 (due to multiple character)

→ $t_{pd} = 40 \text{ ns}$

→ Figure of Merit = $0.1 \text{ pJ} \sim 0.7 \text{ pJ}$

→ Gate

SSI	1 to 12
MSS	13 to 99
LSS	100 - 1000
VLSS	> 1000


→ In I^2L logic family due to integration of PNP & NPN tr it occupies less area. hence densities are more

→ It is mostly used in MSS & LSS logic family

→ Due to use of multi character O/P fan out is increased.

* MTL (Merged Transistor Logic) - other name.

★ DTI (Diode Transistor logic family) :-



A	B	T ₁	Y
0	0	OFF	1
0	1	OFF	1
1	0	OFF	1
1	1	ON	0

→ Operation :-

The ckt shown in fig is known as basic DTI gate. In this any I/P is low, all the I/P are low, Diode DA and DB will become forward bias while as D₁ & D₂ will become reverse bias due to this Tr T₁ is OFF & O/P is 1.

When all the I/Ps are high DA & DB will become reverse bias & D₁ & D₂ will become forward bias & Tr T₁ is ON & O/P is low.

→ Basic gate - NAND

→ $t_{pd} = 30\text{ns}$

→ $P_{diss} = 8\text{mW}$

→ Figure of Merit = 240 PJ


→ Noise Margin = 0.75V

→ fan out = 3 (low)

→ Wired AND

★ Standard Diode Transistor Logic

+5V VCC




Fan out = 8

$$P_n = KTB$$

$$V_n = \sqrt{4KTBQ}$$

★ High Threshold Logic Family (HTL) :-





Advantage

→ Noise margin → 4-5V (highest)
Logic

- ii) Logic 0 = 2V
Logic 1 = 12V
- iii) Higher voltage swing
- iv) $t_{pd} = 90 \text{ ns}$
- v) Power dissipation = 55 mW
- vi) Figure of Merit $\approx 5000 \text{ PJ}$
- vii) Fan-out = 10

★ Transistor Transistor Logic Family (TTL) :-

[Note:-



A	B	T_1	T_2	T_3	T_4	Y
0	0	A	C	C	S	1
0	1	A	C	C	S	1
1	0	A	C	C	S	1
1	1	R	S	S	C	0

The CKT shown in fig. is Standard TTL. It basically have three states.

- 1) Multi Emitter I/P stage.
- 2) Phase splitter
- 3) Totem pole O/P stage or Active pulling O/P stage.

Operations:-

In this any I/P are low or all the I/Ps are low then Emitter base junction of T_1 is forward biased & collector base junction of T_1 is reversed biased (T_1 is in active mode).
Due to this T_2 & T_3 is OFF where as T_4 is in saturation hence O/P is 1.

When all the I/P are high then EB junction of T_1 is reversed biased where as C-B junction is forward biased (Mode $\rightarrow$ Reverse active).

Due to this T_2 & T_3 are in saturation T_4 is in cut-off hence O/P is zero.

$$V_{IH} = 2.0 \text{ V}$$

$$V_{OH} = 2.4 \text{ V}$$

$$N_{FI} = 0.8$$

$$V_{FPI} = 0.4$$

$$f \rightarrow \text{Fan out} = 10$$

- ii) $t_{pd} = 10 \text{ ns}$
- iii) $P_{diss} = 10 \text{ mW}$
- iv) Figure of merit = 100 PJ
- ✓ Noise Margin = 0.4 V

[8) (b)]

→ Diode D is used to cut-off T_{r4} when T_8 is ON

→ Advantage of Totem-pole.

- i) Lower P_{diss} .
- ii) Highest speed of operation & higher fanout

Disadvantages:-

- ✓ It is not used in wired logic.

→ To provide wired AND logic open collector configuration is used.



w.b/g (a)

→ 30W Resistor is used in collector lead of ~~Q1~~ ^{in o/p stage} to reduced ripple ~~that~~ or generation of high freq. operation.

→ Clamping diodes are connected at S/P stage to protect T_1 during high freq. of operation (ringing)

★ Different types of TTL : →

- 1) Standard TTL
- 2) High Speed
- 3) Low power
- 4) Schottky TTL.

2) High Speed TTL :-

In Standard TTL logic family if resistor values are reduced the propagation delay will reduce, then the resulting logic family is known as high speed TTL.

$$t_{pd} = 6 \text{ ns}$$



→ Disadvantages :-

Dissipation is increase.

3) Low Power TTL :-

In TTL logic family if resistor values are increased then Power is reduced & resulting logic family is known as low power TTL.


4) Schottky TTL :-




If Schottky diode is used b/w C-B region then it will remove storage time or saturation delay resultant logic family is known as Schottky TTL

$$t_{pd} = 2 \text{ ns}$$


* Emitter Coupled Logic Family [ECL] :->



- i> It is the fastest logic family because it is non saturated logic family.
- ii> In this T_r is operated in cut-off & active mode.
- iii> It basically contain two stage
 - A> Differential Amplifier I/P stage.
 - B> Common collector emitter follower O/P stage.
- iv> Due to use of differential amplifier complementarity O/P are available in ECL family (NOR or OR gate)
- v> Due to use c-c stage in the I/P fan out is also high.
- vi> ECL logic family uses -ve power supply due to this any power supply spikes, blitches will not affect.
- vii> $P_{avg} = 50 \text{ mW}$.
- viii> $t_{pd} = 1 \text{ ns}$.
- ix> Figure of Merit = 55 PJ.
- x> fan out = 25
- xi> Noise Margin = 0.3V
- xii> logic 0 $\rightarrow -1.7 \text{ V}$
1 $\rightarrow -0.85 \text{ V}$.
- xiii> It will provide wired OR gate.




★ NMOS :→




		V_{gs}	V_{ds}	I_D
a.		0V	→	OFF
		↑	→	ON
				P MOS.
				ON
				OFF

In n-channel MOSFET logic 0 it is OFF & logic 1 it is ON
 In p-channel MOSFET logic 0 it is ON & logic 1 it is OFF.




NMOS.



PMOS.

→ NMOS :

NOT - (NMOS NOT)




A T_2 y.

0 OFF 1.

1 ON 0.

→ NMOS NAND



A	B	T ₁	T ₂	T ₃	Y
0	0	OFF	OFF	OFF	1
0	1	OFF	ON	OFF	1
1	0	ON	OFF	OFF	1
1	1	ON	ON	ON	0


→ B10 (a) 9) $A(B+C) + DE$ → $t_{pd} = 250 \text{ ns}$ → $P_{diss} = 1 \text{ mW}$

→ figure of Merit = 250 pS

→ fan out = 5


→ Noise Margin = 1.5V

★ PMOS NOT Gate: →



A	T ₁	O/P voltage	Y
0	ON	GND	1
1	OFF	-V _{DD}	0

→ PMOS NOR :-




A	B	y
0	0	1
0	1	0
1	0	0
1	1	0

$$t_{pd} = 300 \text{ ns}$$

$$P_{dis} = 0.2 \text{ mW}$$

$$F_{req} = 60 \text{ PJ}$$


★ CMOS



PMOS → Strong → 1.
 → Weak → 0.


NMOS → Strong → 0.
 → Weak → 1.

→ CMOS NOT :-



A	T ₁	T ₂	Y
0	ON	OFF	1
1	OFF	ON	0

→ Transfer characteristics :-



Advantages

Lowest Power dissipation.

$$P_{diss} = 0.01 \text{ mW} \quad (\text{Station})$$

$$t_{pd} = 87 \text{ ns}$$

$$\text{Figure of Merit} = 0.7 \text{ PJ}$$

$$\text{fan out} = 50$$

(Highest)

$$\text{Noise Margin} \approx \frac{V_{DD}}{2}$$

(good)

~~Static~~


→ Power dissipation :-

1 Static → During logic 0 or logic 1.

2) Dynamic → $0 \rightarrow 1$ or $1 \rightarrow 0$

$$C \cdot f \cdot V_{DD}^2$$

→ CMOS NAND :-



A	B	T ₁	T ₂	T ₃	T ₄	Y
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	1
1	0	OFF	ON	ON	OFF	1
1	1	OFF	OFF	ON	ON	0

13. B.J. (f)


→ CMOS → $V_{DD}/2$

→ DTC → 0.35V

→ RTL → 0.2V

→ ECL → 0.3V

4) (b)





S ₂	S ₁	S ₀	
1	0	0	$\overline{C}$
1	0	0	$\overline{C} \cdot B$
1	0	0	$\overline{C} \cdot \overline{B} \cdot A$
1	0	0	$\overline{C} \cdot \overline{B} \cdot \overline{A}$
1	0	0	$\overline{C} \cdot \overline{B} \cdot A$
1	0	0	$\overline{C} \cdot \overline{B} \cdot \overline{A}$

A ⊕ B


* Binary To Gray Code Conversion: $\rightarrow$


* Gray code: $\rightarrow$

- $\rightarrow$ Gray code is unweighted code.
- $\rightarrow$ Successive no. will differ by only 1 bit.
- $\rightarrow$ unidistance code (UDC)
- $\rightarrow$ Cyclic
- $\rightarrow$ Reflective.
- $\rightarrow$ Minimum error code.




* Gray To Binary Conversion $\rightarrow$





Data Representation.

Ex $\Rightarrow$

+6

110

0110

0110

0110

-6

X

1110

1001

1010

- $\rightarrow$ In all representation +ve no. are represented in a similar way.
- $\rightarrow$ To represent -ve no. in sign magnitude only sign bit is changed.
- $\rightarrow$ In 1's complement, to represent -ve no., first write +ve no. then 1's complement.

5 (d)

6 (a)


12 (d)

14 (d)

15 a


★ Transmission Gate: →

9th this NMOS & PMOS are connected in parallel.




Control	A	y	Control	y
0	x	High impedance	0	High
1	0	0	1	A
1	1	1		


Symbol:-



2:1 Mux: →



→ 2:1 Mux using Transmission Gate:-




Total no. of Tr = 2 + 2 + 2 = 6

S Y.

0 I0.

1 I1

→ CMOS NOR gate Monostable Multivibrator:-



- In 2's complement to represent -ve no. first write +ve no. then complement to each (2's complement)
- A no is represented in 2's complement for 011 the eq. decimal value
- $$1011 = 1101$$
- $$= -5$$

A.S. (d) 10011
 $-(01101)$
 $= 13$

(10) (a) -127

1's $\rightarrow n$
 2's $\rightarrow m$

127 $\rightarrow 01111111$
 1's comp $-127 \rightarrow 10000000 \cdot n=1$
 2's $-127 \rightarrow 10000001 \cdot m=2$

$m:n = 2:1$

→ 5 (4) 5-4

$5+(-4)$ $+4 \rightarrow 0100$
 $+5 \rightarrow 0101$ $-4 \rightarrow 1100$
 $-4 \rightarrow 1100$
 $\oplus$ 0001

In 2's addition if any carry is present it is discarded.

12 1001 $\rightarrow -7$
 11001 $\rightarrow -7$
 111001 $\rightarrow 7$
 111001

$\rightarrow$ In 2's Complement to extend no. of bit copy MSB bit.

Dec	Binary	Sign Mag	1's	2's
0	0000	+0	+0	+0
1	0001	+1	+1	+1
2	0010	+2	+2	+2
3	0011			
4	0100			
5	0101			
6	0110			
7	0111			
8	1000	-0	-7	-8
9	1001	-1	-6	-7
10	1010			
11	1011			
12	1100			
13	1101			
14	1110	-6	-1	-2
15	1111	-7	-0	-1

Range with sign magnitude
 4 bit

Sign mag $\rightarrow -7$ to $+7$

1's $\rightarrow -7$ to $+7$

2's $\rightarrow -8$ to $+7$

→ Sign magnitude, 1's.

$$n \text{ bit} \rightarrow -(2^{n-1}-1) \text{ to } +(2^{n-1}-1) \\ -(2^{n-1}-1) \text{ to } +(2^{n-1}-1) \\ -7 \text{ to } +7$$

Q.16 (a) 195

$$X = 01110 \\ Y = 11001 \\ \textcircled{1} \quad 00111 \\ \times \quad 11001 \\ \hline 00011 \\ \text{Carry } 0000$$

→ +5, +4 using 2's complement

$$+5 \rightarrow 0101$$

$$+4 \rightarrow 0100$$

$$\begin{array}{r} 0101 \\ + 0100 \\ \hline 1001 \end{array}$$


Carry = 0 overflow = 1 Cin = 1

overflow may occur when two same sign are added in Signed representation.


Let X and Y are sign bits of two no. & Z is the resultant sign no. Then condition for overflow is

$$\bar{X}\bar{Y}Z + XY\bar{Z}$$

Let Cin is carry into the MSB & Cout is carry from MSB. Then



Memories.



→ Ferrite core → DRD

★ RAM : →

→ With n 'bit address, max^m no. of Memory location required = 2^n .

→ In each memory location small m no. of bits are stored then memory capacity is $2^n \times m$.

Ex

$$\begin{array}{c}
 4K \times 8 \\
 2^{\frac{1}{2}} \cdot 2^{\frac{1}{2}} \cdot 10 \rightarrow \text{Data} \\
 2^{12}
 \end{array}$$

In $4K \times 8$

12 = Address line.

8 → Data line

RAM

Static RAM


1) Stored like F.F.



Dynamic RAM

1) Data stored in MOS Capacitor.

2) MOSFET

2) ~~BJT~~ MOSFET

3) Faster

4) Power dissipation more.

5) Densities less.

6) Cache memory.

7) No Refreshing.

3) Slower

4) Less Power

5) Higher Densities.

6) Main memory.

7) Refreshing is required.

→ M/c understandable
Code.

DIGITAL-ELECTRONICS